ATmega64 Atmel Corporation, ATmega64 Datasheet - Page 200

no-image

ATmega64

Manufacturer Part Number
ATmega64
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega64

Flash (kbytes)
64 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
53
Ext Interrupts
8
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
8
Input Capture Channels
2
Pwm Channels
7
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA64
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
ATmega64-16AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AJ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AU
Manufacturer:
ATM
Quantity:
5 400
Part Number:
ATmega64-16AU
Manufacturer:
ATMEL
Quantity:
9 500
Part Number:
ATmega64-16AU
Manufacturer:
Atmel
Quantity:
3 589
Part Number:
ATmega64-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
ATmega64-16AU
Quantity:
33
Part Number:
ATmega64-16AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64-16MI
Manufacturer:
ATMEL
Quantity:
260
Part Number:
ATmega640-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega640-16AU
Quantity:
80
Address Packet
Format
2490Q–AVR–06/10
Figure 88. START, REPEATED START, and STOP Conditions
All address packets transmitted on the TWI bus are nine bits long, consisting of seven address
bits, one READ/WRITE control bit and an acknowledge bit. If the READ/WRITE bit is set, a read
operation is to be performed, otherwise a write operation should be performed. When a slave
recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL
(ACK) cycle. If the addressed Slave is busy, or for some other reason can not service the Mas-
ter’s request, the SDA line should be left high in the ACK clock cycle. The Master can then
transmit a STOP condition, or a REPEATED START condition to initiate a new transmission. An
address packet consisting of a slave address and a READ or a WRITE bit is called SLA+R or
SLA+W, respectively.
The MSB of the address byte is transmitted first. Slave addresses can freely be allocated by the
designer, but the address 0000 000 is reserved for a general call.
When a general call is issued, all slaves should respond by pulling the SDA line low in the ACK
cycle. A general call is used when a Master wishes to transmit the same message to several
slaves in the system. When the general call address followed by a write bit is transmitted on the
bus, all slaves set up to acknowledge the general call will pull the SDA line low in the ack cycle.
The following data packets will then be received by all the slaves that acknowledged the general
call. Note that transmitting the general call address followed by a Read bit is meaningless, as
this would cause contention if several slaves started transmitting different data.
All addresses of the format 1111 xxx should be reserved for future purposes.
Figure 89. Address Packet Format
SDA
SCL
SDA
SCL
START
START
Addr MSB
1
STOP START
2
Addr LSB
7
REPEATED START
R/W
8
ATmega64(L)
ACK
9
STOP
200

Related parts for ATmega64