SAM7S32 Atmel Corporation, SAM7S32 Datasheet - Page 477

no-image

SAM7S32

Manufacturer Part Number
SAM7S32
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM7S32

Flash (kbytes)
32 Kbytes
Pin Count
48
Max. Operating Frequency
55 MHz
Cpu
ARM7TDMI
Hardware Qtouch Acquisition
No
Max I/o Pins
21
Ext Interrupts
21
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Uart
2
Ssc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
384
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
8
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
3
Input Capture Channels
3
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
34. Pulse Width Modulation Controller (PWM)
34.1
34.2
6175L–ATARM–28-Jul-11
overview
Block Diagram
The PWM macrocell controls several channels independently. Each channel controls one
square output waveform. Characteristics of the output waveform such as period, duty-cycle and
polarity are configurable through the user interface. Each channel selects and uses one of the
clocks provided by the clock generator. The clock generator provides several clocks resulting
from the division of the PWM macrocell master clock.
All PWM macrocell accesses are made through APB mapped registers.
Channels can be synchronized, to generate non overlapped waveforms. All channels integrate a
double buffering system in order to prevent an unexpected output waveform while modifying the
period or the duty-cycle.
Figure 34-1. Pulse Width Modulation Controller Block Diagram
PMC
MCK
Clock Generator
Channel
Channel
Selector
Selector
PWMx
PWM0
Clock
Clock
APB Interface
Controller
PWM
Duty Cycle
Duty Cycle
Counter
Counter
Update
Update
APB
Period
Period
Comparator
Comparator
Interrupt Generator
SAM7S Series
PIO
AIC
PWM0
PWM0
PWMx
PWMx
477

Related parts for SAM7S32