SAM9XE512 Atmel Corporation, SAM9XE512 Datasheet - Page 849

• Manufacturer Part Number: SAM9XE512
• Manufacturer: Atmel Corporation

Specifications of SAM9XE512

• Flash (kbytes): 512 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 180 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 96
• Ext Interrupts: 96
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 2
• Uart: 6
• Ssc: 1
• Ethernet: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 4
• Adc Resolution (bits): 10
• Adc Speed (ksps): 312
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.65 to 1.95
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

6254C–ATARM–22-Jan-10
Doc. Rev
6254A
Comments
First issue. Unqualified version on ATP: 02-Mar-07/Qualified on 01-Feb-08
Product specific parts updated in this version before qualification.
Section 46.2 “AT91SAM9XE128/256/512 Errata - Revision A parts”
Section 46.2.6.3 “SDRAMC: JEDEC Standard
Section 46.2.2.1 “Matrix: FIXED_PRIORITY
Section 21.5.4 “Bus Matrix Master Remap Control
Section 22.7.3 “8-bit NAND
Section 22.7.3.1 “Software Configuration”
Section 11. “ARM926EJ-S
Section 46.2.14.5 “USART: TXD signal is floating in Modem and Hardware Handshaking modes”
Section 46.2.14.6 “USART: DCD is active High instead of Low.”
Section 5.1 “Power
Section 43.2 “DC
Temperature Junction info removed.
Section 7.2.1 “Matrix
Section 7.2.2 “Matrix
Section 7.2.3 “Masters to Slaves
EBI, EMAC and Peripheral Timings: TBD
Section 6.5 “PIO
Section 6.8 “Slow Clock Selection”
Table 7-3, “AT91SAM9XE128/256/512 Masters to Slaves Access,” on page
relations updated
Section 8.1.6.1 “GPNVMBit[3] = 0, Boot on Embedded
Section 8.2.4 “Error Corrected Code Controller”
Figure 9-3 on page
Figure 12-1 “Debug and Test Block
added
Section 2-1 “AT91SAM9XE128/256/512 Block
Section 6.8 “Slow Clock
Section 8.1.6 “Boot Strategies”
Section 9-1 “AT91SAM9XE128/256/512 System Controller Block
signals redefined from Embedded Flash.
Table 13-3, “Large Crystal Table (MHz) OSCSEL = 1,” on page
Section 13.3 “Device Initialization”
Section 40.5 “Typical
Section 40.2 “Block
Controllers”, first line updated w/Schmitt trigger detail.
Characteristics”updated VOL and VOH in
Supplies”, added caution on “constraints at startup”.
34, /3 divider removed.
Diagram”, removed warning on pull-down connection.
Masters”,
Slaves”,
Connection”, figure and text updated to correspond to on chip conditions.
Selection”, OSCEL tied to GNDBU or VDDBU
Processor”, removed Tightly-Coupled Memory Interface chapter.
Flash”, removed reference to NANDOE and NANDWE multiplexing from
typo on GPNVMBit[3] fixed.
Access”, master and slave identification lists updated.
in the sub list,
table moved to Electrical Characteristics,
Diagram”and
AT91SAM9XE128/256/512 Preliminary
Functionality”, added.
Compatability”, added.
Diagram”, ICache is 16 Kbytes
replaced to correspond to actual ECC installation.
Step c.
Figure 12-1 “Debug and Test Pin
Register”, removed RCB5, RCB4, RCB3, RCB2
ROM”, some lines deleted.
(OSCEL = 1 and bypass mode) added.
Table 43-2 on page
76, 1.367667 frequency added.
added to Errata.
Diagram”, “security bit” and “gpnvm”
added to Errata section
Table 43-14 on page 807
20, master/slave
800.
List”, NTRST pin
and
Change
Request Ref.
prod specs
4220
4232
4283
4374
4403
4722
5293
5290
4731
5284
review
4265
849