AD7192 Analog Devices, AD7192 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7192
Manufacturer Part Number
AD7192
Description
4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
Manufacturer
Analog Devices
Datasheet
1.AD7192.pdf
(40 pages)
Specifications of AD7192
Resolution (bits)
24bit
# Chan
4
Sample Rate
4.8kSPS
Interface
Ser,SPI
Analog Input Type
Diff-Bip,Diff-Uni,SE-Bip,SE-Uni
Ain Range
± (Vref/Gain)
Adc Architecture
Sigma-Delta
Pkg Type
SOP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD7192BRUZ
Manufacturer:
ADI
Quantity:
1 000
Company:
Part Number:
AD7192BRUZ
Manufacturer:
AD
Quantity:
1 831
Company:
Part Number:
AD7192BRUZ
Manufacturer:
ADI
Quantity:
325
Part Number:
AD7192BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7192BRUZ-REEL
Manufacturer:
ADI
Quantity:
1 000
AD7192
TABLE OF CONTENTS
Features .............................................................................................. 1
Interface ............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Timing Characteristics ..................................................................... 7
Absolute Maximum Ratings ............................................................ 9
Pin Configuration and Function Descriptions ........................... 10
Typical Performance Characteristics ........................................... 12
RMS Noise and Resolution ............................................................ 14
On-Chip Registers .......................................................................... 18
REVISION HISTORY
5/09—Rev. 0 to Rev. A
Change to Gain Error Specification ............................................... 3
Changes to Table 3 ............................................................................ 9
5/09—Revision 0: Initial Version
Circuit and Timing Diagrams ..................................................... 7
Thermal Resistance ...................................................................... 9
ESD Caution .................................................................................. 9
Sinc
Sinc
Sinc
Sinc
Communications Register ......................................................... 18
Status Register ............................................................................. 19
Mode Register ............................................................................. 19
Configuration Register .............................................................. 21
Data Register ............................................................................... 23
ID Register ................................................................................... 23
GPOCON Register ..................................................................... 24
4
3
4
3
Chop Disabled ................................................................... 14
Chop Disabled ................................................................... 15
Chop Enabled .................................................................... 16
Chop Enabled .................................................................... 17
Rev. A | Page 2 of 40
ADC Circuit Information .............................................................. 25
Circuit Description......................................................................... 32
Applications Information .............................................................. 37
Outline Dimensions ....................................................................... 38
Offset Register ............................................................................ 24
Full-Scale Register ...................................................................... 24
Overview ..................................................................................... 25
Filter, Output Data Rate, and Settling Time ........................... 25
Digital Interface .......................................................................... 28
Analog Input Channel ............................................................... 32
Programmable Gain Array (PGA) ........................................... 32
Bipolar/Unipolar Configuration .............................................. 32
Data Output Coding .................................................................. 32
Clock ............................................................................................ 32
Burnout Currents ....................................................................... 33
Reference ..................................................................................... 33
Reference Detect ......................................................................... 33
Reset ............................................................................................. 34
System Synchronization ............................................................ 34
Temperature Sensor ................................................................... 34
Bridge Power-Down Switch ...................................................... 34
Logic Outputs ............................................................................. 34
Enable Parity ............................................................................... 35
Calibration ................................................................................... 35
Grounding and Layout .............................................................. 36
Weigh Scales ................................................................................ 37
Ordering Guide .......................................................................... 38