STM8S103F3 STMicroelectronics, STM8S103F3 Datasheet - Page 43

no-image

STM8S103F3

Manufacturer Part Number
STM8S103F3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S103F3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S103F3M6
Manufacturer:
FSC
Quantity:
4 500
Part Number:
STM8S103F3M6TR
Manufacturer:
SONY
Quantity:
12 500
Part Number:
STM8S103F3P3
Manufacturer:
ON
Quantity:
3 206
Part Number:
STM8S103F3P3TR
Manufacturer:
STMicroelectronics
Quantity:
2 000
Part Number:
STM8S103F3P6
Manufacturer:
ST
Quantity:
3 000
Part Number:
STM8S103F3P6.
Manufacturer:
ST
Quantity:
15 000
Part Number:
STM8S103F3P6TR
Manufacturer:
EXAR
Quantity:
132
Part Number:
STM8S103F3U6TR
Manufacturer:
MAXIM
Quantity:
1 400
STM8S103K3 STM8S103F3 STM8S103F2
Option byte no.
OPT1
OPT2
OPT3
Description
Note: Refer to the family reference manual (RM0016) section on
Flash/EEPROM memory readout protection for details.
UBC[7:0] User boot code area
0x00: no UBC, no write-protection
0x01: Page 0 defined as UBC, memory write-protected
0x02: Pages 0 to 1 defined as UBC, memory write-protected.
Page 0 and 1 contain the interrupt vectors.
...
0x7F: Pages 0 to 126 defined as UBC, memory write-protected
Other values: Pages 0 to 127 defined as UBC, memory
write-protected
Note: Refer to the family reference manual (RM0016) section on
Flash write protection for more details.
AFR[7:0]
Refer to following section for alternate function remapping decriptions
of bits [7:2] and [1:0] respectively.
HSITRIM:High speed internal clock trimming register size
0: 3-bit trimming supported in CLK_HSITRIMR register
1: 4-bit trimming supported in CLK_HSITRIMR register
LSI_EN:Low speed internal clock enable
0: LSI clock is not available as CPU clock source
1: LSI clock is available as CPU clock source
IWDG_HW: Independent watchdog
0: IWDG Independent watchdog activated by software
1: IWDG Independent watchdog activated by hardware
WWDG_HW: Window watchdog activation
0: WWDG window watchdog activated by software
1: WWDG window watchdog activated by hardware
WWDG_HALT: Window watchdog reset on halt
DocID15441 Rev 7
Option bytes
43/113

Related parts for STM8S103F3