STM8S103F3 STMicroelectronics, STM8S103F3 Datasheet - Page 52

no-image

STM8S103F3

Manufacturer Part Number
STM8S103F3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S103F3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S103F3
Manufacturer:
ST
0
Part Number:
STM8S103F3M3
Manufacturer:
ST
0
Part Number:
STM8S103F3M6
Manufacturer:
FSC
Quantity:
4 500
Part Number:
STM8S103F3M6
Manufacturer:
ST
0
Part Number:
STM8S103F3M6TR
Manufacturer:
SONY
Quantity:
12 500
Part Number:
STM8S103F3M6TR
Manufacturer:
ST
0
Part Number:
STM8S103F3P
Manufacturer:
ST
0
Part Number:
STM8S103F3P3
Manufacturer:
ON
Quantity:
3 206
Part Number:
STM8S103F3P3TR
Manufacturer:
STMicroelectronics
Quantity:
2 000
Part Number:
STM8S103F3P6
Manufacturer:
ST
Quantity:
3 000
Electrical characteristics
10.3.1
52/113
Symbol
(2)
value for T
(3)
t
t
V
V
V
(1)
minimum ooperating voltage (V
VDD
TEMP
IT+
IT-
HYS(BOR)
To calculate P
Τ
Reset is always generated after a t
Jmax
is given by the test limit. Above this value the product behavior is not guaranteed.
Jmax
VCAP external capacitor
Stabilization for the main regulator is achieved connecting an external capacitor C
V
the series inductance to less than 15 nH.
Parameter
V
V
Reset release delay
Power-on reset threshold
Brown-out reset threshold
Brown-out reset hysteresis
CAP
DD
DD
given in the previous table and the value for Θ
Dmax
rise time rate
fall time rate
pin. C
(T
Table 20: Operating conditions at power-up/power-down
A
EXT
), use the formula P
Functionality
not
guaranteed
in this area
is specified in the Operating conditions section. Care should be taken to limit
(1)
f
DD
CPU (MHz)
min) when the t
TEMP
16
12
8
4
0
Figure 9: f
delay. The application must ensure that V
DocID15441 Rev 7
Dmax
=(T
2.95
Conditions
V
TEMP
DD
Jmax
CPUmax
rising
Functionality guaranteed
delay has elapsed.
- T
@T A -40 to 125 °C
A
4.0
)/Θ
Supply voltage
STM8S103K3 STM8S103F3 STM8S103F2
versus V
JA
JA
given in
(see
5.0
Thermal characteristics
Min
DD
2
2
2.6
2.5
Thermal
5.5
Typ
2.7
2.65
70
characteristics.
DD
is still above the
Max
1.7
2.85
2.8
) with the
EXT
Unit
μs/V
ms
V
mV
to the

Related parts for STM8S103F3