ST10F276Z5 STMicroelectronics, ST10F276Z5 Datasheet - Page 224

no-image

ST10F276Z5

Manufacturer Part Number
ST10F276Z5
Description
16-BIT MICROCONTROLLER WITH MAC UNIT, UP TO 832 KBYTES FLASH MEMORY AND UP TO 68 KBYTES RAM
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST10F276Z5

Single Voltage Supply
5V ±10% (embedded regulator for 1.8 V core supply)

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F276Z5Q3
Manufacturer:
AD
Quantity:
230
Part Number:
ST10F276Z5Q3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F276Z5Q3TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F276Z5T3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F276Z5T3
Manufacturer:
ST
0
Company:
Part Number:
ST10F276Z5T3
Quantity:
9 000
Electrical characteristics
23.8.22
224/239
High-speed synchronous serial interface (SSC) timing modes
Master mode
V
Table 110. Master mode
1. Maximum baud rate is in reality 8Mbaud, that can be reached with 64 MHz CPU clock and <SSCBR> set to
2. Formula for SSC Clock Cycle time:
t
t
t
t
t
t
t
t
t
t
t
300
301
302
303
304
305
306
307p
308p
307
308
DD
Symbol
‘3h’, or with 48 MHz CPU clock and <SSCBR> set to ‘2h’. When 40 MHz CPU clock is used the maximum
baud rate cannot be higher than 6.6Mbaud (<SSCBR> = ‘2h’) due to the limited granularity of <SSCBR>.
Value ‘1h’ for <SSCBR> may be used only with CPU clock equal to (or lower than) 32 MHz (after checking
that timings are in line with the target slave).
t
Where <SSCBR> represents the content of the SSC baud rate register, taken as unsigned 16-bit integer.
Minimum limit allowed for t
300
= 5 V ±10%, V
= 4 TCL x (<SSCBR> + 1)
CC
CC
CC
CC
CC
CC
CC
SR
SR
SR
SR
SSC clock cycle time
SSC clock high time
SSC clock low time
SSC clock rise time
SSC clock fall time
Write data valid after shift
edge
Write data hold after shift
edge
Read data setup time
before latch edge, phase
error detection on
(SSCPEN = 1)
Read data hold time after
latch edge, phase error
detection on (SSCPEN = 1)
Read data setup time
before latch edge, phase
error detection off
(SSCPEN = 0)
Read data hold time after
latch edge, phase error
detection off (SSCPEN = 0)
3
SS
Parameter
= 0 V, T
300
is 125 ns (corresponding to 8Mbaud)
A
(2)
= -40 to +125 °C, C
(<SSCBR> = 0002h)
6.6MBd
Min.
37.5
150
– 2
Max. baud rate
63
50
25
0
40 MHz
(1)
@F
L
= 50 pF
Max.
CPU
150
10
15
=
2TCL + 12.5
t
300
(<SSCBR> = 0001h -
8TCL
4TCL
2TCL
Variable baud rate
Min.
/ 2 – 12
– 2
0
FFFFh)
262144 TCL
Max.
ST10F276Z5
10
15
Unit
ns

Related parts for ST10F276Z5