AD6426 Analog Devices, AD6426 Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD6426
Manufacturer Part Number
AD6426
Description
Enhanced GSM Processor
Manufacturer
Analog Devices
Datasheet
1.AD6426.pdf
(50 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD6426AB
Manufacturer:
AD
Quantity:
8 831
Company:
Part Number:
AD6426AST
Manufacturer:
ADI
Quantity:
455
DoBist Instruction
This instruction is provided to support engineering mode test.
When the instruction is loaded, it will generate an NMI to the
H8 processor. This will enable special software to be executed
which can be used to test the operation of the device. During
this time, the 8-bit DoBist register is selected for scan,
enabling a result code for the test to be scanned out. For the
duration of the test, all I/O retain their normal function. The
test program must therefore cope with undefined inputs, but is
able to communicate with other devices to extend the test
procedure. This allows the NMI to be generated during normal
phone operation. This instruction is only valid during the
normal operation of the AD6426; i.e. in Mode A.
Mode D Instruction
This instruction switches the AD6426 into the H8 Emulation
Mode (Mode D). It is only valid to switch modes while the
AD6426 is held in reset.
Reset
To comply with the IEEE specification, the JTAG interface
will be forced to reset whenever the JTAG Port is re-enabled.
This will select the Bypass register and force the AD6426 into
the Normal Mode (Mode A).
Debug Port Interface
In normal (voice-service) operation, the Universal Serial Port
can be used as a monitor port, which allows monitoring
internal operation of the channel codec section. However,
during the use of GSM Data Services, the USC is engaged in
data communication and cannot be used for monitoring. The
6426 provides a Debug Port to enable monitoring and
debugging in this case. This is in the form of a simple 2 pin
UART. The communication format is fixed at 9600 baud, 8
data bits, one stop bit, no parity, asynchronous
communication. Operation of the Debug Port is under control
of the Layer 1 software.
Two of the GPIO pins can be programmed to be used as the
Debug Port:
The serial port can be enabled by asserting the flag DATA
SERIAL PORT SELECT in CC Control Register 7.
MODES OF OPERATION
The AD6426 can be switched between two main operating
modes, using instructions downloaded via the JTAG interface.
This must be done while the AD6426 is held in reset. Once
the instruction load is completed the pins are immediately set
to reflect the new operating mode. Table 23 shows these
modes. The modes B and C are reserved and are not available
to the user.
This Information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no
obligation regarding future manufacture unless otherwise agreed to in writing. No responsibility is assumed by Analog Devices for its use; nor for any
infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent
rights of Analog Devices.
Revision Preliminary 2.3 (June 9, ´98)
Preliminary Technical Information
Pin Name
GPIO8
GPIO9
New Function
TXDATA
RXDATA
- 29 -
Normal Mode (Mode A)
This mode is used during normal operation of the AD6426. All
JTAG-pins have their normal functionality, when enabled by
JTAGEN and can be used for production test.
Emulation Mode (Mode D)
Selecting Mode D allows the emulation of the internal H8
processor. In this Mode several pins assume a new
functionality or are no longer available. Table 24 lists all pins,
which have different functionality or direction in the
Emulation Mode compared to the Normal Mode.
In Emulation Mode the internal DSP remains active but will
not have access to external memory devices. The internal H8
will be switched into hardware stand-by mode; the LCD
controller interface and Boot Code ROM remain functional.
CCIRQ0 : 2 are channel codec interrupts to the emulator.
CCIRQ2 is defined in CC Control Registers 77 and 78.
IRQ6
ADD19 : 16
ADD15 : 0
DATA7 : 0
RD
HWR
LWR
RAMCS
SIMCARD
SIMDATAOP
SIMDATAIP
SIMCLK
SIMRESET
SIMPROG
SIMSUPPLY
GPIO9
GPIO8
Normal Mode (A)
Pin Name in
Table 24. Pin Functions in Mode D
Table 23. Modes of Operation
A
B
C
D
CCCS
-
ADD15 : 0
-
RD
HWR
-
-
-
-
-
-
CCIRQ0
CCIRQ2
CCIRQ1
H8CS0
CCGPIO8
Normal Mode
Reserved
Reserved
Emulation Mode (H8)
Mode of Operation
Confidential Information
Emulation Mode (D)
Pin Function in
AD6426
TRI - O
I/O -
TRI
TRI
TRI
TRI
TRI
TRI
O
O
O
O
I
I
I
I
I
I