tda9983bhw/8/c1 NXP Semiconductors, tda9983bhw/8/c1 Datasheet - Page 32

• Manufacturer Part Number: tda9983bhw/8/c1
• Description: Hdmi Transmitter Up To 150 Mhz Pixel Rate With 3 ? 8-bit Video Inputs And 4 ? I 2s-bus With S/pdif
• Manufacturer: NXP Semiconductors

NXP Semiconductors
TDA9983B_1
Product data sheet
Table 26.
Legend: * = default value
Table 27.
Legend: * = default value
Bit
6 to 4
3
2 to 0
Bit
7
6
5 to 4
3
2
Symbol
SWAP_E[2:0]
MIRR_F
SWAP_F[2:0]
Symbol
EDGE
x
SP_SYNC[1:0]
EMB
V_TGL
VIP_CNTRL_2 register (address 22h) bit description
VIP_CNTRL_3 register (address 23h) bit description
Rev. 01 — 20 May 2008
Access Value
W
W
W
Access Value
W
W
W
W
W
000
001
010
011
100
101*
other
0*
1
000
001
010
011
100
110*
other
0*
1
0*
00
01*
10
11
0*
1
0
1*
Description
swap E selector
mirror F
swap F selector
Description
edge
undefined
sp synchronization
embedded
v_toggle
pin VPC[7:4] = vp[7:4]
pin VPC[3:0] = vp[7:4]
pin VPB[7:4] = vp[7:4]
pin VPB[3:0] = vp[7:4]
pin VPA[7:4] = vp[7:4]
pin VPA[3:0] = vp[7:4]
pin VPA[3:0] = vp[7:4]
no specific action
mirror nibble; m[3:0] = s[0:3]
pin VPC[7:4] = vp[3:0]
pin VPC[3:0] = vp[3:0]
pin VPB[7:4] = vp[3:0]
pin VPB[3:0] = vp[3:0]
pin VPA[7:4] = vp[3:0]
pin VPA[3:0] = vp[3:0]
pin VPA[3:0] = vp[3:0]
vp-bus synchronized on positive edge of
vip_clk_m
vp-bus synchronized on negative edge of
vip_clk_m
sp_cnt synchronized by hemb
sp_cnt synchronized by rising edge de
sp_cnt synchronized by rising edge of hs
sp_cnt fixed at i2c_sp_cnt
no specific action
use embedded synchronization codes
no specific action
toggle vs/vref
150 MHz pixel rate HDMI transmitter
…continued
TDA9983B
© NXP B.V. 2008. All rights reserved.
32 of 119