tspc106 ATMEL Corporation, tspc106 Datasheet - Page 2

• Manufacturer Part Number: tspc106
• Description: Ic Pci Mem Ctrlr 66mhz 303cbga
• Manufacturer: ATMEL Corporation

Figure 1. TSPC106 Block Diagram
Functional Description
2
TSPC106A
Memory
Interface
Memory
Target
The TSPC106 provides a PowerPC
the PowerPC microprocessor family and the PCI bus. CHRP is a set of specifications
that defines a unified personal computer architecture and brings the combined advan-
tages of the Power Macintosh
system vendors and users. PCI support allows system designers to rapidly design sys-
tems using peripherals already designed for PCI and other standard interfaces available
in the personal computer hardware environment. These open specifications make it
easier for system vendors to design computers capable of running multiple operating
systems. The TSPC106 integrates secondary cache control and a high-performance
memory controller. The TSPC106 uses an advanced 3.3V CMOS process technology
and is fully compatible with TTL devices.
The TSPC106 supports a programmable interface to a variety of PowerPC microproces-
sors operating at select bus speeds. The 60x address bus is 32 bits wide; the data bus
is 64 bits wide. The 60x processor interface of the TSPC106 uses a subset of the 60x
bus protocol, supporting single-beat and burst data transfers. The address and data
buses are decoupled to support pipelined transactions.
PCI Interface
PCI Bus
Power Management
Error/Interrupt
Control
Master
®
platform and the standard PC environment to both
®
microprocessor CHRP-compliant bridge between
60x Processor
Configuration
L2 Cache
Registers
Interface
Interface
60x Bus
L2
2102C–HIREL–01/05