tmp88ch41ug TOSHIBA Semiconductor CORPORATION, tmp88ch41ug Datasheet - Page 112

no-image

tmp88ch41ug

Manufacturer Part Number
tmp88ch41ug
Description
8 Bit Microcontroller Tlcs-870/x Series
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp88ch41ug-7B64(JOA)
Manufacturer:
TI
Quantity:
2 475
13.1 Configuration
13. 8-Bit TimerCounter 4 (TC4)
13.2 TimerCounter Control
Timer Register and Control Register
(001BH)
(001AH)
TC4DR
TC4CR
The TimerCounter 4 is controlled by the TimerCounter 4 control register (TC4CR) and timer registers 4 (TC4DR).
Note 1: fc: High-frequency clock [Hz], *: Don’t care
Note 2: To set the timer registers, the following relationship must be satisfied.
Note 3: To start timer operation (TC4CR<TC4S> = 0 → 1) or disable timer operation (TC4CR<TC4S> = 1→ 0), do not
Note 4: The event counter and PWM output modes are used only in the NOMAL and IDLE modes.
Note 5: When the STOP mode is entered, the start control (TC4S) is cleared to “0” automatically.
Note 6: The bit 6 and 7 of TC4CR are read as a don’t care when these bits are read.
Note 7: In the timer, event counter and PDO modes, do not change the TC4DR setting when the timer is running.
Note 8: When the high-frequency clock fc exceeds 10 MHz, do not select the source clock of TC4CR< TC4CK> = 110.
Note 9: For available source clocks depending on the operation mode, refer to the following table.
Note:
O
1 ≤ TC4DR ≤ 255
change the TC4CR<TC4M, TC4CK> setting. During timer operation (TC4CR<TC4S> = 1→ 1), do not change it,
either. If the setting is programmed during timer operation, counting is not performed correctly.
: Available source clock
TC4CK
TC4M
TC4S
7
7
TC4CK
TC4 start control
TC4 source clock select
[Hz]
TC4 operating mode
select
6
6
TC4S
000
001
010
011
100
101
110
111
5
5
Timer Mode
4
4
O
O
O
O
0: Stop and counter clear
1: Start
00: Timer/event counter mode
01: Reserved
10: Programmable divider output (PDO) mode
11: Pulse width modulation (PWM) output mode
000
001
010
100
101
011
110
111
TC4CK
3
3
Page 102
Event Counter Mode
DV1CK = 0
(fc)
2
2
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
Note8
O
11
7
5
3
2
External clock (TC4 pin input)
NORMAL, IDLE mode
1
1
TC4M
PDO Mode
0
0
O
O
O
DV1CK = 1
(fc/2)
Read/Write (Initial value: 1111 1111)
Read/Write (Initial value: **00 0000)
fc/2
fc/2
fc/2
fc/2
fc/2
fc/2
Note8
12
8
6
4
3
2
PWM Mode
O
O
O
O
×
R/W
R/W
R/W
TMP88FH41UG

Related parts for tmp88ch41ug