XCS05XL Xilinx, XCS05XL Datasheet - Page 28
![no-image](/images/no-image-200.jpg)
XCS05XL
Manufacturer Part Number
XCS05XL
Description
Spartan and Spartan-XL Families Field Programmable Gate Arrays
Manufacturer
Xilinx
Datasheet
1.XCS05XL.pdf
(82 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCS05XL-3PC84C
Manufacturer:
XILINX
Quantity:
12 388
Company:
Part Number:
XCS05XL-4PC84C
Manufacturer:
SIMENES
Quantity:
430
Company:
Part Number:
XCS05XL-4PC84C
Manufacturer:
XILINX
Quantity:
229
Spartan and Spartan-XL Families Field Programmable Gate Arrays
Slave Serial is the default mode if the Mode pins are left
unconnected, as they have weak pull-up resistors during
configuration.
Multiple slave devices with identical configurations can be
wired with parallel DIN inputs. In this way, multiple devices
can be configured simultaneously.
Serial Daisy Chain
Multiple devices with different configurations can be con-
nected together in a "daisy chain," and a single combined
bitstream used to configure the chain of slave devices.
To configure a daisy chain of devices, wire the CCLK pins of
all devices in parallel, as shown in
DOUT of each device to the DIN of the next. The lead or
master FPGA and following slaves each passes resynchro-
nized configuration data coming from a single source. The
header data, including the length count, is passed through
28
PROGRAM
MODE
DONE
PROGRAM
Spartan
Master
Seria
l
DOUT
CCLK
LDC
INIT
DIN
Figure 25: Master/Slave Serial Mode Circuit Diagram
Figure
V
CC
3.3K
25. Connect the
(Low Reset Option Used)
Xilinx SPROM
CE
RESET/OE
DATA
CLK
www.xilinx.com
1-800-255-7778
CEO
V
PP
+5V
and is captured by each FPGA when it recognizes the 0010
preamble. Following the length-count data, each FPGA out-
puts a High on DOUT until it has received its required num-
ber of data frames.
After an FPGA has received its configuration data, it passes
on any additional frame start bits and configuration data on
DOUT. When the total number of configuration clocks
applied after memory initialization equals the value of the
24-bit length count, the FPGAs begin the start-up sequence
and become operational together. FPGA I/O are normally
released two CCLK cycles after the last configuration bit is
received.
The daisy-chained bitstream is not simply a concatenation
of the individual bitstreams. The PROM File Formatter must
be used to combine the bitstreams for a daisy-chained con-
figuration.
N/C
PROGRAM
DONE
DIN
CCLK
MODE
Spartan
Slave
DOUT
INIT
V
CC
3.3K
DS060 (v1.6) September 19, 2001
3.3K
Note:
M2, M1, M0 can be shorted
to V
D/P
RESET
M2
DIN
CCLK
CC
Product Specification
M0
if not used as I/O
M1
FPGA
Slave
3.3K
DOUT
DS060_25_061301
INIT
R