XCS05XL Xilinx, XCS05XL Datasheet - Page 44
![no-image](/images/no-image-200.jpg)
XCS05XL
Manufacturer Part Number
XCS05XL
Description
Spartan and Spartan-XL Families Field Programmable Gate Arrays
Manufacturer
Xilinx
Datasheet
1.XCS05XL.pdf
(82 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCS05XL-3PC84C
Manufacturer:
XILINX
Quantity:
12 388
Company:
Part Number:
XCS05XL-4PC84C
Manufacturer:
SIMENES
Quantity:
430
Company:
Part Number:
XCS05XL-4PC84C
Manufacturer:
XILINX
Quantity:
229
Spartan and Spartan-XL Families Field Programmable Gate Arrays
Spartan CLB Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
44
Clocks
Combinatorial Delays
CLB Fast Carry Logic
Sequential Delays
Setup Time before Clock K
Hold Time after Clock K
Set/Reset Direct
Global Set/Reset
Symbol
T
T
T
T
T
T
T
T
T
T
T
T
T
T
F
T
T
HH1CK
T
T
T
T
T
OPCY
ASCY
HH1O
ECCK
INCY
IHCK
DICK
MRW
SUM
RPW
MRQ
CKO
RCK
TOG
BYP
IHO
RIO
ILO
ICK
CH
CL
Clock High time
Clock Low time
F/G inputs to X/Y outputs
F/G inputs via H to X/Y outputs
C inputs via H1 via H to X/Y outputs
Operand inputs (F1, F2, G1, G4) to C
Add/Subtract input (F3) to C
Initialization inputs (F1, F3) to C
C
C
Clock K to Flip-Flop outputs Q
F/G inputs
F/G inputs via H
C inputs via H1 through H
C inputs via DIN
C inputs via EC
C inputs via S/R, going Low (inactive)
All Hold times, all devices
Width (High)
Delay from C inputs via S/R, going High to Q
Minimum GSR pulse width
Delay from GSR input to any Q
Toggle Frequency (MHz)
(for export control purposes)
IN
IN
to C
through function generators to X/Y outputs
OUT
, bypass function generators
Description
OUT
OUT
OUT
www.xilinx.com
1-800-255-7778
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
All timing parameters assume worst-case operating condi-
tions (supply voltage and junction temperature). Values
apply to all Spartan devices and expressed in nanoseconds
unless otherwise noted.
11.5
Min
3.0
3.0
1.8
2.9
2.3
1.3
2.0
2.5
0.0
3.0
See
-
-
-
-
-
-
-
-
-
-
-
page 50
-4
Max
166
1.2
2.0
1.7
1.7
2.8
1.2
2.0
0.5
2.1
3.0
Speed Grade
-
-
-
-
-
-
-
-
-
-
-
for T
RRI
values per device.
13.5
Min
4.0
4.0
2.4
3.9
3.3
2.0
2.6
4.0
0.0
4.0
-
-
-
-
-
-
-
-
-
-
-
DS060 (v1.6) September 19, 2001
-3
Max
Product Specification
125
1.6
2.7
2.2
2.1
3.7
1.4
2.6
0.6
2.8
4.0
-
-
-
-
-
-
-
-
-
-
-
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R