XCS05XL Xilinx, XCS05XL Datasheet - Page 60
![no-image](/images/no-image-200.jpg)
XCS05XL
Manufacturer Part Number
XCS05XL
Description
Spartan and Spartan-XL Families Field Programmable Gate Arrays
Manufacturer
Xilinx
Datasheet
1.XCS05XL.pdf
(82 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCS05XL-3PC84C
Manufacturer:
XILINX
Quantity:
12 388
Company:
Part Number:
XCS05XL-4PC84C
Manufacturer:
SIMENES
Quantity:
430
Company:
Part Number:
XCS05XL-4PC84C
Manufacturer:
XILINX
Quantity:
229
Spartan and Spartan-XL Families Field Programmable Gate Arrays
Spartan-XL IOB Input Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
60
Notes:
1.
2.
Setup Times
Hold Times
Propagation Delays
Delay Adder for Input with Full Delay Option
Global Set/Reset
Symbol
T
T
T
T
T
T
T
T
T
T
POCK
Delay
MRW
ECIK
PICK
Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock
input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up
(default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.
IKRI
PID
IKLI
RRI
PLI
Clock Enable (EC) to Clock (IK)
Pad to Clock (IK), no delay
Pad to Fast Capture Latch Enable (OK), no delay
All Hold Times
Pad to I1, I2
Pad to I1, I2 via transparent input latch, no delay
Clock (IK) to I1, I2 (flip-flop)
Clock (IK) to I1, I2 (latch enable, active Low)
T
T
Minimum GSR pulse width
Delay from GSR input to any Q
PICKD
PDLI
= T
= T
PLI
PICK
+ T
+ T
Delay
Delay
Description
www.xilinx.com
1-800-255-7778
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
These path delays, provided as a guideline, have been
extracted from the static timing analyzer report. All timing
parameters assume worst-case operating conditions (sup-
ply voltage and junction temperature).
All devices
All devices
All devices
All devices
All devices
All devices
All devices
All devices
All devices
XCS05XL
XCS10XL
XCS20XL
XCS30XL
XCS40XL
XCS05XL
XCS10XL
XCS20XL
XCS30XL
XCS40XL
Device
10.5
Min
0.0
1.0
0.7
0.0
4.0
4.8
5.0
5.5
6.5
-
-
-
-
-
-
-
-
-
-5
Speed Grade
Max
10.0
11.0
12.0
DS060 (v1.6) September 19, 2001
0.9
2.1
1.0
1.1
9.0
9.5
-
-
-
-
-
-
-
-
-
-
11.5
Min
0.0
1.2
0.8
0.0
4.7
5.6
5.9
6.5
7.6
-
-
-
-
-
-
-
-
-
Product Specification
-4
Max
10.5
11.0
11.5
12.5
13.5
1.1
2.5
1.1
1.2
-
-
-
-
-
-
-
-
-
-
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R