XCS05XL Xilinx, XCS05XL Datasheet - Page 47
![no-image](/images/no-image-200.jpg)
XCS05XL
Manufacturer Part Number
XCS05XL
Description
Spartan and Spartan-XL Families Field Programmable Gate Arrays
Manufacturer
Xilinx
Datasheet
1.XCS05XL.pdf
(82 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCS05XL-3PC84C
Manufacturer:
XILINX
Quantity:
12 388
Company:
Part Number:
XCS05XL-4PC84C
Manufacturer:
SIMENES
Quantity:
430
Company:
Part Number:
XCS05XL-4PC84C
Manufacturer:
XILINX
Quantity:
229
Spartan Pin-to-Pin Output Parameter Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Pin-to-pin timing parameters are
derived from measuring external and internal test patterns
and are guaranteed over worst-case operating conditions
(supply voltage and junction temperature). Listed below are
representative values for typical pin locations and normal
Spartan Output Flip-Flop, Clock-to-Out
DS060 (v1.6) September 19, 2001
Product Specification
Notes:
1.
2.
3.
Global Primary Clock to TTL Output using OFF
Global Secondary Clock to TTL Output using OFF
Delay Adder for CMOS Outputs Option
T
Symbol
T
T
T
T
CMOSOF
T
CMOSO
ICKSOF
ICKSO
ICKOF
ICKO
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
Output timing is measured at ~50% V
OFF = Output Flip-Flop
R
Fast
Slew-rate limited
Fast
Slew-rate limited
Fast
Slew-rate limited
Description
CC
threshold with 50 pF external capacitive load. For different loads, see
Spartan and Spartan-XL Families Field Programmable Gate Arrays
www.xilinx.com
1-800-255-7778
clock loading. For more specific, more precise, and
worst-case guaranteed data, reflecting the actual routing
structure, use the values provided by the static timing ana-
lyzer (TRCE in the Xilinx Development System) and
back-annotated to the simulation netlist. These path delays,
provided as a guideline, have been extracted from the static
timing analyzer report.
All devices
All devices
Device
XCS05
XCS10
XCS20
XCS30
XCS40
XCS05
XCS10
XCS20
XCS30
XCS40
XCS05
XCS10
XCS20
XCS30
XCS40
XCS05
XCS10
XCS20
XCS30
XCS40
Max
10.2
10.5
10.3
10.7
11.0
5.3
5.7
6.1
6.5
6.8
9.0
9.4
9.8
5.8
6.2
6.6
7.0
7.3
9.5
9.9
0.8
1.5
-4
Speed Grade
Figure
Max
10.2
11.5
12.0
12.2
12.8
12.8
10.7
12.0
12.5
12.7
13.2
14.3
8.7
9.1
9.3
9.4
9.2
9.6
9.8
9.9
1.0
2.0
-3
33.
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
47