AMD-K6 AMD [Advanced Micro Devices], AMD-K6 Datasheet - Page 196

• Manufacturer Part Number: AMD-K6
• Description: AMD-K6 Processor
• Manufacturer: AMD [Advanced Micro Devices]

AMD-K6
Write to a Cacheable
Page
Write to a Sector
Write Allocate Limit
178
®
Processor Data Sheet
to the write-allocated cache line. Due to the nature of software,
memory accesses tend to occur in proximity of each other
(principle of locality). The likelihood of additional write hits to
the write-allocated cache line is high.
The following is a description of three mechanisms by which the
AMD-K6 processor performs write allocations. A write allocate
is performed when any one or more of these mechanisms
indicates that a pending write is to a cacheable area of memory.
Every time the processor performs a cache line fill, the address
of the page in which the cache line resides is saved in the
Cacheability Control Register (CCR). The page address of
subsequent write cycles is compared with the page address
stored in the CCR. If the two addresses are equal, then the
processor performs a write allocate because the page has
already been determined to be cacheable.
When the processor performs a cache line fill from a different
page than the address saved in the CCR, the CCR is updated
with the new page address.
If the address of a pending write cycle matches the tag address
of a valid cache sector, but the addressed cache line within the
sector is marked invalid (a sector hit but a cache line miss),
then the processor performs a write allocate. The pending write
cycle is determined to be cacheable because the sector hit
indicates the presence of at least one valid cache line in the
sector. The two cache lines within a sector are guaranteed by
design to be within the same page.
The Write Handling Control Register (WHCR) is a MSR that
contains three fields — the WCDE bit, the Write Allocate
Enable Limit (WAELIM) field, and the Write Allocate Enable
15-to-16-Mbyte (WAE15M) bit (See Figure 69 on page 179).
For proper functionality, always program the WCDE bit to 0.
Preliminary Information
Cache Organization
20695H/0—March 1998
Chapter 8