LAN91C96_07 SMSC [SMSC Corporation], LAN91C96_07 Datasheet - Page 46

• Manufacturer Part Number: LAN91C96_07
• Description: Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet
• Manufacturer: SMSC [SMSC Corporation]

Rev. 03-28-07
I/O SPACE - BANK0
SOFT_RST - Software activated Reset. Active high. Initiated by writing this bit high and terminated by
writing the bit low. The LAN91C96 configuration is not preserved, except for Configuration, Base, and IA0-
5 Registers. The EEPROM in both LOCAL BUS and PCMCIA mode is not reloaded after software reset.
FILT_CAR - Filter Carrier. When set filters leading edge of carrier sense for 12 bit times. Otherwise
recognizes a receive frame as soon as carrier sense is active.
STRIP_CRC - When set it strips the CRC on received frames. When clear the CRC is stored in memory
following the packet. Defaults low.
RXEN - Enables the receiver when set. If cleared, completes receiving current frame and then goes idle.
Defaults low on reset.
ALMUL - When set accepts all multicast frames (frames in which the first bit of DA is '1'). When clear
accepts only the multicast frames that match the multicast table setting. Defaults low.
PRMS - Promiscuous mode. When set receives all frames.
Change vs. LAN91C92: Does not receive its own transmission when not in full duplex(FDUPLX)!.
RX_ABORT - This bit is set if a receive frame was aborted due to length longer than 1532 bytes. The
frame will not be received. The bit is cleared by RESET or by the CPU writing it low.
I/O SPACE - BANK0
Counts four parameters for MAC statistics. When any counter reaches 15 an interrupt is issued. All
counters are cleared when reading the register, and do not wrap around beyond 15.
Each four bit counter is incremented every time the corresponding event, as defined in the EPH STATUS
REGISTER bit description, occurs. Note that the counters can only increment once per enqueued transmit
packet, never faster, limiting the rate of interrupts that can be generated by the counters. For example if a
packet is successfully transmitted after one collision the SINGLE COLLISION COUNT field is incremented
by one. If a packet experiences between 2 to 16 collisions, the MULTIPLE COLLISION COUNT field is
incremented by one.
If a packet experiences deferral the NUMBER OF DEFERRED TX field is incremented by one, even if the
packet experienced multiple deferrals during its collision retries.
SOFT
OFFSET
OFFSET
RST
0
0
0
0
NUMBER OF EXC. DEFERRED TX
4
6
MULTIPLE COLLISION COUNT
FILT
CAR
0
0
0
0
RECEIVE CONTROL REGISTER
COUNTER REGISTER
0
0
0
0
0
DATASHEET
NAME
NAME
0
0
0
0
0
Page 46
Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet
0
0
0
0
0
NUMBER OF DEFERRED TX
SINGLE COLLISION COUNT
ALMUL
READ/WRITE
READ ONLY
0
0
0
TYPE
TYPE
0
0
STRIP
PRMS
CRC
0
0
0
0
SYMBOL
SYMBOL
RCR
SMSC LAN91C965v&3v
ECR
ABORT
RXEN
RX_
0
0
0
0