MC68HC912D60A MOTOROLA [Motorola, Inc], MC68HC912D60A Datasheet - Page 243

no-image

MC68HC912D60A

Manufacturer Part Number
MC68HC912D60A
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
TC6 — Timer Input Capture/Output Compare Register 6
TC7 — Timer Input Capture/Output Compare Register 7
PACTL — 16-Bit Pulse Accumulator A Control Register
MC68HC912D60A — Rev 3.0
MOTOROLA
RESET:
BIT 7
Bit 15
Bit 15
Bit 7
Bit 7
Bit 7
Bit 7
0
0
PAEN
14
14
6
0
6
6
6
6
16-Bit Pulse Accumulator A (PACA) is formed by cascading the 8-bit
pulse accumulators PAC3 and PAC2.
When PAEN is set, the PACA is enabled. The PACA shares the input pin
with IC7.
Read: any time
Write: any time
Depending on the TIOS bit for the corresponding channel, these
registers are used to latch the value of the free-running counter when
a defined transition is sensed by the corresponding input capture
edge detector or to trigger an output action for output compare.
Read anytime. Write anytime for output compare function. Writes to
these registers have no meaning or effect during input capture. All
timer input capture/output compare registers are reset to $0000.
Freescale Semiconductor, Inc.
For More Information On This Product,
PAMOD
13
13
5
0
5
5
5
5
Go to: www.freescale.com
Enhanced Capture Timer
PEDGE
12
12
4
0
4
4
4
4
CLK1
11
11
3
0
3
3
3
3
CLK0
10
10
2
0
2
2
2
2
PAOVI
1
0
1
9
1
1
9
1
Enhanced Capture Timer
BIT 0
Bit 0
Bit 8
Bit 0
Bit 0
Bit 8
Bit 0
PAI
0
Timer Registers
Technical Data
$009C–$009D
$009E–$009F
$00A0
243

Related parts for MC68HC912D60A