HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 422

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Transmitting and Receiving Data (SCI Initialization (Asynchronous Mode)): Before
transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR), then
initialize the SCI as follows.
When changing the operation mode or communication format, always clear the TE and RE bits to
0 before following the procedure given below. Clearing TE to 0 sets TDRE to 1 and initializes the
transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDRF, PER,
FER, and ORER flags or receive data register (SCRDR), which retain their previous contents.
When an external clock is used, the clock should not be stopped during initialization or subsequent
operation. SCI operation becomes unreliable if the clock is stopped.
Figure 14.7 is a sample flowchart for initializing the SCI.
Rev. 4.00, 03/04, page 376 of 660
Figure 14.6 Output Clock and Serial Data Timing (Asynchronous Mode)
0
Clear TE and RE bits in SCSCR to 0
Set CKE1 and CKE0 bits in SCSCR
Set TE and RE bits in SCSCR to 1
and set RIE, TEIE, and MPIE bits
D 0
Select transmit/receive
(TE and RE bits are 0)
Figure 14.7 Sample Flowchart for SCI Initialization
Set value to SCBRR
format in SCSMR
interval elapsed?
D 1
Has a 1-bit
Initialize
End
D 2
Yes
D 3
Wait
D 4
1 frame
No
D 5
1.
2.
3.
4.
D 6
Select the clock source in the SCSCR.
Leave RIE, TIE, TEIE, MPIE, TE, and
RE cleared to 0. If clock output is
selected in asynchronous mode,
clock output starts immediately after
the setting is made to SCSCR.
Select the communication format in the
SCSMR.
Write the value corresponding to the bit
rate in SCBRR unless an external clock
is used.
Wait for at least the interval required to
transmit or receive one bit, then set TE
or RE in the SCSCR to 1. Also set RIE,
TIE, TEIE, and MPIE as necessary.
Setting TE or RE enables the SCI to use
the TxD0 or RxD0 pin. The initial states
are the mark transmit state, and the idle
receive state (waiting for a start bit).
D 7
0/1
1
1

Related parts for HD6417706