PEF2256 INFINEON [Infineon Technologies AG], PEF2256 Datasheet - Page 411

no-image

PEF2256

Manufacturer Part Number
PEF2256
Description
E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEF2256EV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
PEF2256EV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
PEF2256EV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
Part Number:
PEF2256H
Manufacturer:
infineon
Quantity:
6
Part Number:
PEF2256H V1.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEF2256HV
Manufacturer:
INF
Quantity:
20 000
Part Number:
PEF2256HV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.1
Quantity:
116
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
672
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
8 000
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.2
Quantity:
7
RCRC2
XCRC2
ITF2
XMFA2
RFT12, RFT02
User’s Manual
Hardware Description
Receive CRC ON/OFF - HDLC Channel 2
Only applicable in non-auto mode.
If this bit is set, the received CRC checksum is written to RFIFO2
(CRC-ITU-T: 2 bytes). The checksum, consisting of the 2 last bytes in
the received frame, is followed in the RFIFO2 by the status
information byte (contents of register RSIS2). The received CRC
checksum will additionally be checked for correctness. If non-auto
mode is selected, the limits for “valid frame” check are modified.
Transmit CRC ON/OFF - HDLC Channel 2
If this bit is set, the CRC checksum will not be generated internally. It
has to be written as the last two bytes in the transmit FIFO (XFIFO2).
The transmitted frame is closed automatically with a closing flag.
Interframe Time Fill - HDLC Channel 2
Determines the idle (= no data to be sent) state of the transmit data
coming from the signaling controller.
0
1
Transmit Multiframe Aligned - HDLC Channel 2
Determines the synchronization between the framer and the
corresponding signaling controller.
0 =
1 =
RFIFO2 Threshold Level - HDLC Channel 2
The size of the accessible part of RFIFO2 can be determined by
programming these bits. The number of valid bytes after an RPF
interrupt is given in the following table:
RFT12
0
0
1
1
The value of RFT(1:0)2 can be changed dynamically if reception is
not running or after the current data block has been read, but before
the command CMDR3.RMC2 is issued (interrupt controlled data
transfer).
Continuous logical "1" is output
Continuous flag sequences are output ("01111110" bit patterns)
The contents of the XFIFO2 is transmitted without multiframe
alignment.
The contents of the XFIFO2 is transmitted multiframe aligned.
RFT02
0
1
0
1
Size of Accessible Part of RFIFO2
32 bytes (default value)
16 bytes
4 bytes
2 bytes
411
DS1.1, 2003-10-23
T1/J1 Registers
PEF 2256 H/E
FALC
®
56

Related parts for PEF2256