UPSD3254 STMICROELECTRONICS [STMicroelectronics], UPSD3254 Datasheet - Page 91

no-image

UPSD3254

Manufacturer Part Number
UPSD3254
Description
Flash Programmable System Devices with 8032 Microcontroller Core
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPSD3254A-24U6
Manufacturer:
ST
0
Part Number:
UPSD3254A-40T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
UPSD3254A-40U6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
UPSD3254A-40U6
Manufacturer:
ST
Quantity:
20 000
Part Number:
UPSD3254B-24U6
Manufacturer:
ST
0
Part Number:
UPSD3254BV-24U6
Manufacturer:
ST
Quantity:
3 100
Part Number:
UPSD3254BV-24U6
Manufacturer:
ST
Quantity:
875
Part Number:
UPSD3254BV-24U6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
UPSD3254BV-24U6
Manufacturer:
ST
Quantity:
20 000
Part Number:
UPSD3254BV-40U6
Manufacturer:
ST
Quantity:
200
Table 68. Description of the UISTA Bits
Bit
7
6
5
4
3
2
1
0
SUSPND
RESUMF
Symbol
RXD0F
TXD0F
TXD1F
EOPF
RSTF
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
USB Suspend Mode Flag.
To save power, this bit should be set if a 3ms constant idle state is
detected on USB bus. Setting this bit stops the clock to the USB and
causes the USB module to enter Suspend Mode. Software must clear
this bit after the Resume flag (RESUMF) is set while this Resume
Interrupt Flag is serviced
Reserved
USB Reset Flag.
This bit is set when a valid RESET signal state is detected on the D+ and
D- lines. When the RSTE bit in the UIEN Register is set, this reset
detection will also generate an internal reset signal to reset the CPU and
other peripherals including the USB module.
Endpoint0 Data Transmit Flag.
This bit is set after the data stored in Endpoint 0 transmit buffers has
been sent and an ACK handshake packet from the host is received.
Once the next set of data is ready in the transmit buffers, software must
clear this flag. To enable the next data packet transmission, TX0E must
also be set. If TXD0F Bit is not cleared, a NAK handshake will be
returned in the next IN transactions. RESET clears this bit.
Endpoint0 Data Receive Flag.
This bit is set after the USB module has received a data packet and
responded with ACK handshake packet. Software must clear this flag
after all of the received data has been read. Software must also set
RX0E Bit to one to enable the next data packet reception. If RXD0F Bit is
not cleared, a NAK handshake will be returned in the next OUT
transaction. RESET clears this bit.
Endpoint1 / Endpoint2 Data Transmit Flag.
This bit is shared by Endpoints 1 and Endpoints 2. It is set after the data
stored in the shared Endpoint 1/ Endpoint 2 transmit buffer has been
sent and an ACK handshake packet from the host is received. Once the
next set of data is ready in the transmit buffers, software must clear this
flag. To enable the next data packet transmission, TX1E must also be
set. If TXD1F Bit is not cleared, a NAK handshake will be returned in the
next IN transaction. RESET clears this bit.
End of Packet Flag.
This bit is set when a valid End of Packet sequence is detected on the
D+ and D-line. Software must clear this flag. RESET clears this bit.
Resume Flag.
This bit is set when USB bus activity is detected while the SUSPND Bit is
set.
Software must clear this flag. RESET clears this bit.
Function
91/175

Related parts for UPSD3254