PCAL6416APW,118 NXP Semiconductors, PCAL6416APW,118 Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
PCAL6416APW,118
Manufacturer Part Number
PCAL6416APW,118
Description
Interface - I/O Expanders 16b I2C BUS INTERUPT
Manufacturer
NXP Semiconductors
Datasheet
1.PCAL6416AHF128.pdf
(54 pages)
Specifications of PCAL6416APW,118
Rohs
yes
Maximum Operating Frequency
100 kHz
Operating Supply Voltage
1.65 V to 5.5 V
Operating Temperature Range
- 40 C to + 85 C
Mounting Style
SMD/SMT
Package / Case
TSSOP-24
Operating Current
200 mA
Output Current
25 mA
Product Type
I/O Expanders
Factory Pack Quantity
2500
NXP Semiconductors
10. Limiting values
Table 31.
In accordance with the Absolute Maximum Rating System (IEC 60134).
[1]
PCAL6416A
Product data sheet
Symbol
V
V
V
V
I
I
I
I
I
I
I
I
T
T
IK
OK
IOK
OL
OH
DD
DD(P)
DD(I2C-bus)
stg
j(max)
DD(I2C-bus)
DD(P)
I
O
The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
Limiting values
Parameter
I
supply voltage port P
input voltage
output voltage
input clamping current
output clamping current
input/output clamping current
LOW-level output current
HIGH-level output current
supply current
supply current port P
I
storage temperature
maximum junction temperature
2
2
C-bus supply voltage
C-bus supply current
more clocks ensures the slave state machine returns to a known, idle state since the
protocol calls for eight data bits and one ACK bit. It does not matter when the slave state
machine finishes its transmission, extra clocks will be recognized as STOP conditions.
The PCAL6416A SCL pin is an input only. If SCL is stuck LOW, then only the bus master
or a slave performing a clock stretch operation can cause this condition.
With careful design of the bus master error recovery firmware, many I
problems can be avoided.
All information provided in this document is subject to legal disclaimers.
Conditions
ADDR, RESET, SCL; V
INT; V
P port; V
SDA; V
continuous; P port; V
continuous; SDA, INT;
V
continuous; P port; V
continuous through V
continuous through V
continuous through V
Rev. 3 — 24 December 2012
O
= 0 V to V
Low-voltage translating 16-bit I
O
O
< 0 V
O
< 0 V or V
< 0 V or V
DD(I2C-bus)
O
O
O
O
> V
SS
DD(P)
DD(I2C-bus)
> V
= 0 V to V
= 0 V to V
I
< 0 V
DD(I2C-bus)
DD(P)
DD(P)
DD(P)
2
C-bus/SMBus I/O expander
[1]
[1]
Min
0.5
0.5
0.5
0.5
-
-
-
-
-
-
-
-
-
-
65
-
PCAL6416A
2
C-bus protocol
© NXP B.V. 2012. All rights reserved.
Max
+6.5
+6.5
+6.5
+6.5
20
20
20
20
50
25
25
200
160
10
+150
125
Unit
V
V
V
V
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
C
C
29 of 54