C8051F709-GQR Silicon Labs, C8051F709-GQR Datasheet - Page 259

no-image

C8051F709-GQR

Manufacturer Part Number
C8051F709-GQR
Description
8-bit Microcontrollers - MCU 8kB 32B EEPROM Cap Sense
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F709-GQR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F709-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
SFR Definition 32.1. SCON0: Serial Port 0 Control
SFR Address = 0x98; SFR Page = All Pages; Bit-Addressable
Name S0MODE
Reset
Bit
Type
7
6
5
4
3
2
1
0
Bit
S0MODE Serial Port 0 Operation Mode.
Unused
MCE0
Name
REN0
RB80
TB80
RI0
TI0
R/W
7
0
Selects the UART0 Operation Mode.
0: 8-bit UART with Variable Baud Rate.
1: 9-bit UART with Variable Baud Rate.
Read = 1b, Write = Don’t Care.
Multiprocessor Communication Enable.
The function of this bit is dependent on the Serial Port 0 Operation Mode:
Mode 0: Checks for valid stop bit.
0: Logic level of stop bit is ignored.
1: RI0 will only be activated if stop bit is logic level 1.
Mode 1: Multiprocessor Communications Enable.
0: Logic level of ninth bit is ignored.
1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1.
Receive Enable.
0: UART0 reception disabled.
1: UART0 reception enabled.
Ninth Transmission Bit.
The logic level of this bit will be sent as the ninth transmission bit in 9-bit UART Mode
(Mode 1). Unused in 8-bit mode (Mode 0).
Ninth Receive Bit.
RB80 is assigned the value of the STOP bit in Mode 0; it is assigned the value of the
9th data bit in Mode 1.
Transmit Interrupt Flag.
in 8-bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When
the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0
interrupt service routine. This bit must be cleared manually by software.
Receive Interrupt Flag.
Set to 1 by hardware when a byte of data has been received by UART0 (set at the
STOP bit sampling time). When the UART0 interrupt is enabled, setting this bit to 1
causes the CPU to vector to the UART0 interrupt service routine. This bit must be
cleared manually by software.
Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit
R
6
1
MCE0
R/W
5
0
REN0
R/W
Rev. 1.0
4
0
Function
TB80
R/W
3
0
RB80
R/W
C8051F70x/71x
2
0
R/W
TI0
1
0
R/W
RI0
0
0
259

Related parts for C8051F709-GQR