MAX17017GTM+ Maxim Integrated Products, MAX17017GTM+ Datasheet
MAX17017GTM+
Specifications of MAX17017GTM+
Related parts for MAX17017GTM+
MAX17017GTM+ Summary of contents
Page 1
... Internal 5V, 50mA Linear Regulator o Fault Protection—Undervoltage, Overvoltage, Thermal, Peak Current Limit o Independent Enable Inputs and Power-Good Outputs o Voltage-Controlled Soft-Start o High-Impedance Shutdown o 10µA (typ) Shutdown Current PART MAX17017GTM+ + Denotes a lead(Pb)-free/RoHS-compliant package Exposed pad. TOP VIEW 37 ONB SYNC 38 Applications ONA ...
Page 2
Quad-Output Controller for Low-Power Architecture ABSOLUTE MAXIMUM RATINGS INLDO, SHDN to GND............................................-0.3V to +28V LDO5, INA GND ..................................-0. DHA to LXA .............................................-0. ONA, ONB, ONC, OND to GND ...............................-0.3V to ...
Page 3
ELECTRICAL CHARACTERISTICS (continued) (Circuit of Figure 1 (step-down), V INLDO 5V, I ONA ONB ONC OND REF wise noted. Typical values are +25°C.) (Note 1) A PARAMETER SYMBOL V ...
Page 4
... Current-Limit Threshold (Positive) Idle Mode™ Threshold Zero-Crossing Threshold DHA Gate Driver On-Resistance DLA Gate Driver On-Resistance DHA Gate Driver Source/Sink Current I DLA Gate Driver Source/Sink Current I BSTA Switch On-Resistance Idle Mode is a trademark of Maxim Integrated Products, Inc. 4 _______________________________________________________________________________________ = 12V INA INBC DD CC ...
Page 5
ELECTRICAL CHARACTERISTICS (continued) (Circuit of Figure 1 (step-down), V INLDO 5V, I ONA ONB ONC OND REF wise noted. Typical values are +25°C.) (Note 1) A PARAMETER SYMBOL REGULATOR ...
Page 6
Quad-Output Controller for Low-Power Architecture ELECTRICAL CHARACTERISTICS (continued) (Circuit of Figure 1 (step-down), V INLDO 5V, I ONA ONB ONC OND REF wise noted. Typical values are +25°C.) (Note ...
Page 7
ELECTRICAL CHARACTERISTICS (continued) (Circuit of Figure 1 (step-down), V INLDO 5V, I ONA ONB ONC OND REF wise noted. Typical values are +25°C.) (Note 1) A PARAMETER SYMBOL FREQ ...
Page 8
Quad-Output Controller for Low-Power Architecture ELECTRICAL CHARACTERISTICS (continued) (Circuit of Figure 1 (step-down), V INLDO 5V, I ONA ONB ONC OND REF PARAMETER SYMBOL ...
Page 9
ELECTRICAL CHARACTERISTICS (continued) (Circuit of Figure 1 (step-down), V INLDO 5V, I ONA ONB ONC OND REF PARAMETER SYMBOL REGULATOR B (Internal 3A Step-Down Converter) FBB Reg ul ati ...
Page 10
Quad-Output Controller for Low-Power Architecture ELECTRICAL CHARACTERISTICS (continued) (Circuit of Figure 1 (step-down), V INLDO 5V, I ONA ONB ONC OND REF PARAMETER SYMBOL FAULT PROTECTION SMPS POK and Fault Thresholds VTT ...
Page 11
Figure +25°C, unless otherwise noted.) A SMPS REGULATOR A EFFICIENCY vs. LOAD CURRENT 100 20V 12V ...
Page 12
Quad-Output Controller for Low-Power Architecture (Circuit of Figure +25°C, unless otherwise noted.) A REG A STARTUP WAVEFORM (HEAVY LOAD) MAX17017 toc08 ONA OUTA POKA I LA LXA 400μs/div ONA: 5V/div R = 1.6Ω LOAD OUTA: 5V/div POKA: ...
Page 13
Figure +25°C, unless otherwise noted.) A REG A LOAD TRANSIENT (1A TO 3.2A) MAX17017 toc14 OUTA LXA OUTA 20μs/div OUTA: 100mV/div V = 12V, LOAD TRANSIENT INA LXA: 10V/div IS FROM 1A ...
Page 14
Quad-Output Controller for Low-Power Architecture PIN NAME Open-Drain Power-Good Output for the Internal 5A Step-Down Converter. POKC is low if FBC is more than 1 POKC 12% (typ) above or below the nominal 0.75V feedback regulation threshold. POKC is held ...
Page 15
PIN NAME 5V Analog Bias Supply fault comparators, etc.) and control logic. Connect V CC and bypass to analog ground using a 1μF or greater ceramic capacitor. Input to the Circuit in Reg A in Boost Mode. ...
Page 16
Quad-Output Controller for Low-Power Architecture PIN NAME 36 FBB Feedback Input for the Internal 3A Step-Down Converter. FBB regulates to 0.75V. Switching Regulator B Enable Input. When ONB is pulled low, LXB is high impedance. When ONB is driven 37 ...
Page 17
C1 4.7μF, 6V 0603 PWR R1 C2 10Ω 1.0μF, 6V 5%, 0402 0402 AGND ON OFF ON OFF ON OFF ON OFF 5V SMPS OUTPUT R9 R10 R11 R12 100kΩ 100kΩ 100kΩ 100kΩ 5%, 5%, 5%, 5%, 0402 0402 0402 ...
Page 18
Quad-Output Controller for Low-Power Architecture BYP LDO5 INLDO TSDN SHDN DRV LDO5 V CC *ONA (SHDN) BIAS REF REF OSC REFOK EN IND V CC OUTD REG D ANALOG PGND REG ...
Page 19
LDO5 Bootstrap Switchover When the bypass input (BYP) exceeds the LDO5 boot- strap switchover threshold for more than 500μs, an internal 1.5Ω (typ) p-channel MOSFET shorts BYP to LDO5, while simultaneously disabling the LDO5 linear regulator. This bootstraps the controller, ...
Page 20
Quad-Output Controller for Low-Power Architecture Table 1. FREQ Table REG A AND REG C SWITCHING SOFT-START TIME PIN FREQUENCY SELECT REG A: 1200/f f AND f SWA SWC LDO5 250kHz REF 375kHz GND 500kHz SYNC 0 SYNC Light-Load ...
Page 21
SMPS POR, UVLO, and Soft-Start Power-on reset (POR) occurs when V approximately 1.9V, resetting the undervoltage, overvolt- age, and thermal-shutdown fault latches. The POR cir- cuit also ensures that the low-side drivers are pulled low until the SMPS controllers are ...
Page 22
Quad-Output Controller for Low-Power Architecture VTT LDO Detailed Description VTT LDO Power-Good Output (POKD) POKD is the open-drain output of a window comparator that continuously monitors the VTT LDO output for undervoltage and overvoltage conditions. POKD is actively held low ...
Page 23
INDUCTOR ( V V OUT IN ΔI = INDUCTOR Ferrite cores are often the best choice, although soft sat- urating molded core inductors are inexpensive ...
Page 24
Quad-Output Controller for Low-Power Architecture Internal SMPS Transient Response The load-transient response depends on the overall output impedance over frequency, and the overall amplitude and slew rate of the load step. In applica- tions with large, fast load transients (load ...
Page 25
Ensure that the MAX17017 DLA gate driver can supply sufficient current to support the gate charge and the current injected into the para- sitic drain-to-gate capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction prob- ...
Page 26
Quad-Output Controller for Low-Power Architecture AGND 5V SMPS OUTPUT C1 R1 10Ω 4.7μF, 6V PWR 0603 5%, 0402 C2 1.0μF, 6V AGND 0402 ON OFF ON OFF ON OFF ON OFF 5V SMPS OUTPUT R9 R10 R11 R12 100kΩ 100kΩ ...
Page 27
Step-Up Configuration Inductor Selection The switching frequency and inductor operating point determine the inductor value as follows: 2 ⎛ ⎛ ⎞ OUT = ⎜ ⎜ L ⎜ ⎟ ⎝ ⎠ V ⎝ I OUT LOAD MAX SW ...
Page 28
Quad-Output Controller for Low-Power Architecture In general, if the ESR zero occurs before the Nyquist pole, then canceling the ESR zero is recommended: If: ⎛ OUT > ESR ⎝ ⎜ REF ...
Page 29
VTT LDO Power Dissipation Power loss in the MAX17017 VTT LDO is significant and can become a limiting design factor in the overall MAX17017 design 0.9V = 1.8W VTT The 1.8W total power dissipation is within ...
Page 30
Quad-Output Controller for Low-Power Architecture Chip Information PROCESS: BiCMOS 30 ______________________________________________________________________________________ Package Information For the latest package outline information www.maxim-ic.com/packages. PACKAGE TYPE PACKAGE CODE 48 TQFN T4866-2 DOCUMENT NO. 21-0141 ...
Page 31
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 31 © 2009 Maxim Integrated Products ...