M37702E6BFS Renesas Electronics America, M37702E6BFS Datasheet - Page 184

• Manufacturer Part Number: M37702E6BFS
• Description: EPROM MCU/8BIT CMOS EMULATION CH
• Manufacturer: Renesas Electronics America

Specifications of M37702E6BFS

• Accessory Type: Emulator EPROM MCU
• For Use With/related Products: 7702
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

SERIAL I/O
7.3 Clock synchronous serial I/O mode
7–18
7.3.1 Transfer clock (synchronizing clock)
Data transfer is performed synchronously with the transfer clock. For the transfer clock, the user can select
whether to generate the transfer clock internally or to input it from an external.
The transfer clock is generated by operation of the transmit control circuit. Accordingly, even when performing
only reception, set the transmit enable bit to “1,” and set dummy data in the UARTi transmit buffer register
in order to make the transmit control circuit active.
(1) Generating transfer clock internally
(2) Inputting transfer clock from an external
BRGi output is further divided by 2. This is the transfer clock. The transfer clock is output from the
CLK
The count source selected with the BRG count source select bits is divided by the BRGi, and its
[Setting relevant registers]
•Select an internal clock (bit 3 at addresses 30
•Select the BRGi’s count source (bits 0 and 1 at addresses 34
•Set “divide value – 1” to the BRGi (addresses 31
Transfer clock frequency =
•Enable transmission (bit 0 at addresses 35
•Set data to the UARTi transmit buffer register (addresses 32
[Pin’s state]
•A transfer clock is output from the CLK
•Serial data is output from the TxDi pin. (Dummy data is output when performing only reception.)
A clock input from the CLK
[Setting relevant registers]
•Select an external clock (bit 3 at addresses 30
•Enable transmission (bit 0 at addresses 35
•Set data to the UARTi transmit buffer register (addresses 32
[Pin’s state]
•A transfer clock is input from the CLK
•Serial data is output from the TxD
i
pin.
i
pin is the transfer clock.
2 (n+1)
7702/7703 Group User’s Manual
f
i
i
pin. (Dummy data is output when performing only reception.)
i
pin.
i
pin.
n: Setting value to BRGi
f
16
16
i
: Frequency of BRGi’s count source (f
, 3D
, 3D
16
16
, 38
, 38
16
16
16
, 39
= “1”).
= “1”).
16
16
= “0”).
= “1”).
16
).
16
16
16
, 3A
, 3A
, 3C
16
16
16
)
).
)
2
, f
16
, f
64
, f
512
)