S912XEP100J5MAG Freescale Semiconductor, S912XEP100J5MAG Datasheet - Page 828

• Manufacturer Part Number: S912XEP100J5MAG
• Description: MCU 64K FLASH 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of S912XEP100J5MAG

• Core Processor: HCS12X
• Core Size: 16-Bit
• Speed: 50MHz
• Connectivity: CAN, EBI/EMI, I²C, IrDA, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 119
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 1.72 V ~ 5.5 V
• Data Converters: A/D 24x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 23 Voltage Regulator (S12VREGL3V3V1)
23.4
23.4.1
Module VREG_3V3 is a voltage regulator, as depicted in
are the regulator core (REG), a low-voltage detect module (LVD), a control block (CTRL), a power-on
reset module (POR), and a low-voltage reset module (LVR)and a high temperature sensor (HTD).
23.4.2
Respectively its regulator core has three parallel, independent regulation loops (REG1,REG2 and REG3).
REG1 and REG3 differ only in the amount of current that can be delivered.
The regulators are linear regulator with a bandgap reference when operated in Full Performance Mode.
They act as a voltage clamp in Reduced Power Mode. All load currents flow from input VDDR to VSS or
VSSPLL. The reference circuits are supplied by VDDA and VSSA.
23.4.2.1
In Full Performance Mode, the output voltage is compared with a reference voltage by an operational
amplifier. The amplified input voltage difference drives the gate of an output transistor.
23.4.2.2
In Reduced Power Mode, the gate of the output transistor is connected directly to a reference voltage to
reduce power consumption. Mode switching from reduced power to full performance requires a transition
time of t
23.4.3
Subblock LVD is responsible for generating the low-voltage interrupt (LVI). LVD monitors the input
voltage (V
status flag LVDS changes its value. The LVD is available in FPM and is inactive in Reduced Power Mode
or Shutdown Mode.
828
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
vup
Functional Description
DDA
, if the voltage regulator is enabled.
General
Regulator Core (REG)
Low-Voltage Detect (LVD)
Full Performance Mode
Reduced Power Mode
–V
SSA
) and continuously updates the status flag LVDS. Interrupt flag LVIF is set whenever
HTTR[2]
HTTR[1]
HTTR[0]
Bit
MC9S12XE-Family Reference Manual , Rev. 1.23
Table 23-11. Trimming Effect (continued)
Increases V
Increases V
Increases V
HT
HT
HT
twice of HTTR[1]
twice of HTTR[0]
(to compensate Temperature Offset)
Trimming Effect
Figure
23-1. The regulator functional elements
Freescale Semiconductor