MC68HC705C9ACFN Freescale Semiconductor, MC68HC705C9ACFN Datasheet - Page 41

IC MCU 2.1MHZ 16K OTP 44-PLCC

MC68HC705C9ACFN

Manufacturer Part Number
MC68HC705C9ACFN
Description
IC MCU 2.1MHZ 16K OTP 44-PLCC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC68HC705C9ACFN

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
24
Program Memory Size
16KB (16K x 8)
Program Memory Type
OTP
Ram Size
352 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705C9ACFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705C9ACFNE
Manufacturer:
RFMD
Quantity:
8 729
Part Number:
MC68HC705C9ACFNE
Manufacturer:
FREESCA
Quantity:
3 328
Part Number:
MC68HC705C9ACFNE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68HC705C9ACFNE
Quantity:
382
5.5 MC68HC05C9A Compatible COP
This COP is controlled with two registers; one to reset the COP timer and the other to enable and control
COP and clock monitor functions.
5.5.1 C9A COP Reset Register
This write-only register, shown in
The sequence required to reset the COP timer is:
Both write operations must occur in the order listed, but any number of instructions may be executed
between the two write operations provided that the COP does not time out between the two writes. The
elapsed time between software resets must not be greater than the COP timeout period. If the COP
should time out, a system reset will occur and the device will be re-initialized in the same fashion as a
power-on reset or reset.
Reading this register does not return valid data.
5.5.2 C9A COP Control Register
The COP control register, shown in
and flags the following conditions:
Freescale Semiconductor
INTERNAL
CLOCK
Write $55 to the COP reset register
Write $AA to the COP reset register
Enables clock monitor function
Enables MC68HC05C9A compatible COP function
Selects timeout duration of COP timer
A COP timeout
Clock monitor reset
CPU
$001D
Reset:
Read:
Write:
÷4
16 BIT TIMER SYSTEM
÷2 ÷2 ÷2 ÷2 ÷2 ÷2 ÷2 ÷2
Bit 7
Bit 7
0
MC68HC05C9A Advance Information Data Sheet, Rev. 4.1
COPRST
= Unimplemented
Figure 5-4. COP Reset Register (COPRST)
Figure 5-3. C9A COP Block Diagram
Bit 6
6
0
Figure
Figure 5-3
Figure
Bit 5
5-4, is used to reset the COP.
5
0
5-5, performs these functions:
shows a block diagram of the MC68HC05C9A COP.
÷2 ÷2 ÷2 ÷2 ÷2 ÷2 ÷2 ÷2
2
13
Bit 4
4
0
÷4
÷2
Bit 3
3
0
÷2
Bit 2
÷2
2
0
÷2
CM0
CM1
MC68HC05C9A Compatible COP
Bit 1
1
0
÷2
÷2
2
2
2
2
Bit 0
Bit 0
15
17
19
21
0
COP
41

Related parts for MC68HC705C9ACFN