LPC1768FBD100 NXP Semiconductors, LPC1768FBD100 Datasheet - Page 60

no-image

LPC1768FBD100

Manufacturer Part Number
LPC1768FBD100
Description
IC, 32BIT MCU ARM CORTEX 100MHZ LQFP-100
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1768FBD100

Controller Family/series
(ARM Cortex)
No. Of I/o's
70
Ram Memory Size
64KB
Cpu Speed
100MHz
No. Of Timers
4
Interface
CAN, I2C, SPI, UART
Core Size
32 Bit
Program Memory Size
512KB
Oscillator Type
External, Internal
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC1768FBD100
Manufacturer:
ST
Quantity:
1 001
Part Number:
LPC1768FBD100
Manufacturer:
NXP
Quantity:
5 530
Part Number:
LPC1768FBD100
Manufacturer:
ALTERA
0
Part Number:
LPC1768FBD100
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1768FBD100
0
Company:
Part Number:
LPC1768FBD100
Quantity:
4 000
Part Number:
LPC1768FBD100+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1768FBD100,551
Quantity:
9 999
Part Number:
LPC1768FBD100,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC1768FBD100,551
Manufacturer:
NXP
Quantity:
1 800
Part Number:
LPC1768FBD100,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1768FBD100/CP3282
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1768FBD100K
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC1768FBD100K
0
NXP Semiconductors
LPC1769_68_67_66_65_64_63
Product data sheet
11.9 SPI
Table 17.
T
[1]
[2]
Symbol
T
T
t
t
SPI master
t
t
t
t
SPI slave
t
t
t
t
SPICLKH
SPICLKL
SPIDSU
SPIDH
SPIQV
SPIOH
SPIDSU
SPIDH
SPIQV
SPIOH
amb
Fig 22.
cy(PCLK)
SPICYC
T
processor clock CCLK.
Timing parameters are measured with respect to the 50 % edge of the clock SCK and the 10 % (90 %)
edge of the data signal (MOSI or MISO).
=
SPICYC
40
SPI master timing (CPHA = 1)
°
= (T
Dynamic characteristics of SPI pins
C to +85
SCK (CPOL = 0)
SCK (CPOL = 1)
Parameter
PCLK cycle time
SPI cycle time
SPICLK HIGH time
SPICLK LOW time
SPI data set-up time
SPI data hold time
SPI data output valid time
SPI output data hold time
SPI data set-up time
SPI data hold time
SPI data output valid time
SPI output data hold time
cy(PCLK)
All information provided in this document is subject to legal disclaimers.
MOSI
MISO
°
× n) ± 0.5 %, n is the SPI clock divider value (n ≥ 8); PCLK is derived from the
C.
Rev. 6.01 — 11 March 2011
LPC1769/68/67/66/65/64/63
DATA VALID
[1]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
T
DATA VALID
SPICYC
t
SPIQV
Min
10
79.6
0.485 × T
0
2 × T
2 × T
2 × T
0
2 × T
2 × T
2 × T
cy(PCLK)
cy(PCLK)
cy(PCLK)
cy(PCLK)
cy(PCLK)
cy(PCLK)
32-bit ARM Cortex-M3 microcontroller
t
SPICYC
t
SPICLKH
SPIDSU
− 5
+ 30
+ 5
+ 5
+ 35
+ 15
DATA VALID
DATA VALID
t
SPICLKL
t
SPIDH
Typ
-
-
-
-
-
-
-
-
-
-
-
-
Max
-
-
-
0.515 × T
-
-
-
-
-
-
-
-
t
002aad986
© NXP B.V. 2011. All rights reserved.
SPIOH
SPICYC
60 of 79
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for LPC1768FBD100