UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 122

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
5.2.7 Port 6
using port mode register 6 (PM6).
122
Port 6 is a 4-bit I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units
The output of the P60 to P63 pins is N-ch open-drain output (6 V tolerance).
This port can also be used for serial interface data I/O, clock I/O, and external clock input.
Reset signal generation sets port 6 to input mode.
Figures 5-18 to 5-20 show block diagrams of port 6.
Remark When using P62/EXSCL0 as an external clock input pin of the serial interface, input a clock of 6.4 MHz
P6:
PM6:
RD:
WR××: Write signal
to it.
WR
WR
RD
PORT
Port register 6
Port mode register 6
Read signal
PM
PM60, PM61
Output latch
(P60, P61)
Alternate
Alternate
function
function
Figure 5-18. Block Diagram of P60 and P61
PM6
P6
CHAPTER 5 PORT FUNCTIONS
User’s Manual U17260EJ6V0UD
P60/SCL0,
P61/SDA0

Related parts for UPD78F0537DGA(T)-9EV-A