UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 245

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
<R>
<R>
7.5 Special Use of TM0n
7.5.1 Rewriting CR01n during TM0n operation
while TM0n is operating (TMC0n3 and TMC0n2 = other than 00).
CR01n is used for PPG output and the duty factor is changed. (When changing the value of CR01n to a smaller value
than the current one, rewrite it immediately after its value matches the value of TM0n. When changing the value of
CR01n to a larger value than the current one, rewrite it immediately after the values of CR00n and TM0n match. If the
value of CR01n is rewritten immediately before a match between CR01n and TM0n, or between CR00n and TM0n, an
unexpected operation may be performed.).
7.5.2 Setting LVS0n and LVR0n
(1) Usage of LVS0n and LVR0n
In principle, rewriting CR00n and CR01n of the 78K0/KE2 when they are used as compare registers is prohibited
However, the value of CR01n can be changed, even while TM0n is operating, using the following procedure if
Remark For TMIF01n and TMMK01n, see CHAPTER 19 INTERRUPT FUNCTIONS.
Procedure for changing value of CR01n
<1> Disable interrupt INTTM01n (TMMK01n = 1).
<2> Disable reversal of the timer output when the value of TM0n matches that of CR01n (TOC0n4 = 0).
<3> Change the value of CR01n.
<4> Wait for one cycle of the count clock of TM0n.
<5> Enable reversal of the timer output when the value of TM0n matches that of CR01n (TOC0n4 = 1).
<6> Clear the interrupt flag of INTTM01n (TMIF01n = 0) to 0.
<7> Enable interrupt INTTM01n (TMMK01n = 0).
LVS0n and LVR0n are used to set the default value of the TO0n output and to invert the timer output without
enabling the timer operation (TMC0n3 and TMC0n2 = 00). Clear LVS0n and LVR0n to 00 (default value: low-
level output) when software control is unnecessary.
Remark n = 0:
n = 0, 1:
µ
µ
PD78F0531, 78F0532, 78F0533
PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
LVS0n
0
0
1
1
LVR0n
User’s Manual U17260EJ6V0UD
0
1
0
1
Not changed (low-level output)
Cleared (low-level output)
Set (high-level output)
Setting prohibited
Timer Output Status
245

Related parts for UPD78F0537DGA(T)-9EV-A