UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 372

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
15.4.2 Asynchronous serial interface (UART) mode
performed.
baud rates.
(1) Registers used
372
POWER6
In this mode, data of 1 byte is transmitted/received following a start bit, and a full-duplex operation can be
A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of
Note Can be set as port function.
Remark ×:
0
1
• Asynchronous serial interface operation mode register 6 (ASIM6)
• Asynchronous serial interface reception error status register 6 (ASIS6)
• Asynchronous serial interface transmission status register 6 (ASIF6)
• Clock selection register 6 (CKSR6)
• Baud rate generator control register 6 (BRGC6)
• Asynchronous serial interface control register 6 (ASICL6)
• Input switch control register (ISC)
• Port mode register 1 (PM1)
• Port register 1 (P1)
<1> Set the CKSR6 register (see Figure 15-8).
<2> Set the BRGC6 register (see Figure 15-9).
<3> Set bits 0 to 4 (ISRM6, SL6, CL6, PS60, PS61) of the ASIM6 register (see Figure 15-5).
<4> Set bits 0 and 1 (TXDLV6, DIR6) of the ASICL6 register (see Figure 15-10).
<5> Set bit 7 (POWER6) of the ASIM6 register to 1.
<6> Set bit 6 (TXE6) of the ASIM6 register to 1. → Transmission is enabled.
<7> Write data to transmit buffer register 6 (TXB6). → Data transmission is started.
The basic procedure of setting an operation in the UART mode is as follows.
Caution Take relationship with the other party of communication when setting the port mode register
The relationship between the register settings and pins is shown below.
Set bit 5 (RXE6) of the ASIM6 register to 1. → Reception is enabled.
TXE6
POWER6: Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)
TXE6:
RXE6:
PM1×:
P1×:
0
0
1
1
and port register.
RXE6
0
1
0
1
don’t care
Bit 6 of ASIM6
Bit 5 of ASIM6
Port mode register
Port output latch
Table 15-2. Relationship Between Register Settings and Pins
PM13
×
×
Note
Note
0
0
CHAPTER 15 SERIAL INTERFACE UART6
P13
×
×
Note
Note
1
1
User’s Manual U17260EJ6V0UD
PM14
×
×
Note
Note
1
1
P14
×
×
Note
×
Note
×
Transmission/
Transmission
Reception
Operation
reception
UART6
Stop
T
X
D6/P13
T
T
P13
P13
X
X
D6
D6
Pin Function
R
X
R
R
D6/P14
P14
P14
X
X
D6
D6

Related parts for UPD78F0537DGA(T)-9EV-A