LPC1758FBD80 NXP Semiconductors, LPC1758FBD80 Datasheet - Page 53

• Manufacturer Part Number: LPC1758FBD80
• Description: IC, 32BIT MCU, ARM CORTEX, 100MHZ LQFP80
• Manufacturer: NXP Semiconductors

Specifications of LPC1758FBD80

• Controller Family/series: (ARM Cortex)
• No. Of I/o's: 52
• Ram Memory Size: 64KB
• Cpu Speed: 100MHz
• No. Of Timers: 4
• Interface: CAN, I2C, SPI, UART
• Core Size: 32 Bit
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

NXP Semiconductors
12. ADC electrical characteristics
Table 15.
V
[1]
[2]
[3]
[4]
[5]
[6]
[7]
LPC1758_56_54_52_51_3
Product data sheet
Symbol
V
C
E
E
E
E
E
f
f
clk(ADC)
c(ADC)
DDA
IA
D
L(adj)
O
G
T
ia
Conditions: V
The ADC is monotonic, there are no missing codes.
The differential linearity error (E
The integral non-linearity (E
appropriate adjustment of gain and offset errors. See
The offset error (E
ideal curve. See
The gain error (E
error, and the straight line which fits the ideal transfer curve. See
The absolute error (E
ADC and the ideal transfer curve. See
= 2.7 V to 3.6 V; T
ADC characteristics
Parameter
analog input voltage
analog input capacitance
differential linearity error
integral non-linearity
offset error
gain error
absolute error
ADC clock frequency
ADC conversion frequency
SSA
Figure
G
= 0 V, V
O
) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset
) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the
T
amb
) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated
21.
Fig 20. SPI slave timing (CPHA = 0)
DDA
=
L(adj)
−
= 3.3 V.
40
D
) is the peak difference between the center of the steps of the actual and the ideal transfer curve after
) is the difference between the actual step width and the ideal step width. See
°
C to +85
Figure
SCK (CPOL = 0)
SCK (CPOL = 1)
Conditions
°
21.
C unless otherwise specified; ADC frequency 13 MHz.
Rev. 03 — 19 November 2009
MOSI
MISO
Figure
21.
Figure
DATA VALID
DATA VALID
t
SPIQV
21.
[1][2][3]
[1][4]
[1][5]
[1][6]
[1][7]
T
LPC1758/56/54/52/51
SPICYC
Min
0
-
-
-
-
-
-
-
-
t
32-bit ARM Cortex-M3 microcontroller
SPIDSU
DATA VALID
DATA VALID
t
SPICLKH
t
Typ
-
-
-
-
±2
-
-
-
-
SPIDH
t
SPICLKL
t
002aad989
SPIOH
Max
V
15
±1
±3
-
0.5
4
13
200
Figure
© NXP B.V. 2009. All rights reserved.
DDA
21.
Unit
V
pF
LSB
LSB
LSB
%
LSB
MHz
kHz
53 of 64