IC MPU 16BIT 5V 20MHZ 68PLCC

EE80C188XL20

Manufacturer Part NumberEE80C188XL20
DescriptionIC MPU 16BIT 5V 20MHZ 68PLCC
ManufacturerIntel
EE80C188XL20 datasheet
 


Specifications of EE80C188XL20

Processor Type80C186FeaturesXL suffix, 16-Bit
Speed20MHzVoltage5V
Mounting TypeSurface MountPackage / Case68-PLCC
Family NameIntel186Device Core80188
Device Core Size16bFrequency (max)20MHz
Instruction Set ArchitectureCISCSupply Voltage 1 (typ)5V
Operating Supply Voltage (max)5.5VOperating Supply Voltage (min)4.5V
Operating Temp Range0C to 70COperating Temperature ClassificationCommercial
MountingSurface MountPin Count68
Package TypePLCCLead Free Status / RoHS StatusLead free / RoHS Compliant
Other names863554  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Page 12/48

Download datasheet (401Kb)Embed
PrevNext
80C186XL 80C188XL
Table 3 Pin Descriptions (Continued)
Pin
Pin
Input
Output
Name
Type
Type
States
BHE
O
H(Z)
(RFSH)
R(Z)
ALE QS0
O
H(0)
R(0)
WR QS1
O
H(Z)
R(Z)
RD QSMD
O
H(Z)
R(1)
ARDY
I
A(L)
S(L)
NOTE
Pin names in parentheses apply to the 80C188XL
12
Pin Description
The BHE (Bus High Enable) signal is analogous to A0 in that it is
used to enable data on to the most significant half of the data bus
pins D15 – D8 BHE will be LOW during T
transferred and will remain LOW through T
need to be latched On the 80C188XL RFSH is asserted LOW to
indicate a refresh bus cycle
In Enhanced Mode BHE (RFSH) will also be used to signify DRAM
refresh cycles A refresh cycle is indicated by both BHE (RFSH) and
A0 being HIGH
80C186XL BHE and A0 Encodings
BHE
A0
Function
Value
Value
0
0
Word Transfer
0
1
Byte Transfer on upper half of data bus
(D15 – D8)
1
0
Byte Transfer on lower half of data bus (D
1
1
Refresh
Address Latch Enable Queue Status 0 is provided by the processor
to latch the address ALE is active HIGH with addresses guaranteed
valid on the trailing edge
Write Strobe Queue Status 1 indicates that the data on the bus is to
be written into a memory or an I O device It is active LOW When
the processor is in Queue Status Mode the ALE QS0 and WR QS1
pins provide information about processor instruction queue
interaction
QS1
QS0
Queue Operation
0
0
No queue operation
0
1
First opcode byte fetched from the queue
1
1
Subsequent byte fetched from the queue
1
0
Empty the queue
Read Strobe is an active LOW signal which indicates that the
processor is performing a memory or I O read cycle It is guaranteed
not to go LOW before the A D bus is floated An internal pull-up
ensures that RD QSMD is HIGH during RESET Following RESET
the pin is sampled to determine whether the processor is to provide
ALE RD and WR or queue status information To enable Queue
Status Mode RD must be connected to GND
Asynchronous Ready informs the processor that the addressed
memory space or I O device will complete a data transfer The
ARDY pin accepts a rising edge that is asynchronous to CLKOUT
and is active HIGH The falling edge of ARDY must be synchronized
to the processor clock Connecting ARDY HIGH will always assert
the ready condition to the CPU If this line is unused it should be tied
LOW to yield control to the SRDY pin
when the upper byte is
1
and T
BHE does not
3
W
– D
)
7
0