AD9883AKSTZ-140 Analog Devices Inc, AD9883AKSTZ-140 Datasheet - Page 12

• Manufacturer Part Number: AD9883AKSTZ-140
• Description: IC FLAT PANEL INTERFACE 80-LQFP
• Manufacturer: Analog Devices Inc

Specifications of AD9883AKSTZ-140

• Applications: Displays, Monitors, TV
• Interface: Analog
• Voltage - Supply: 3 V ~ 3.6 V
• Package / Case: 80-LQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9883A
The PLL characteristics are determined by the loop filter design, by
the PLL Charge Pump Current, and by the VCO range setting.
The loop filter design is illustrated in Figure 6. Recommended
settings of VCO range and charge pump current for VESA
standard display modes are listed in Table V.
Four programmable registers are provided to optimize the per-
formance of the PLL. These registers are:
1. The 12-Bit Divisor Register. The input Hsync frequencies
2. The 2-Bit VCO Range Register. To improve the noise
3. The 3-Bit Charge Pump Current Register. This register
range from 15 kHz to 110 kHz. The PLL multiplies the
frequency of the Hsync signal, producing pixel clock
frequencies in the range of 12 MHz to 110 MHz. The
Divisor Register controls the exact multiplication factor.
This register may be set to any value between 221 and 4095.
(The divide ratio that is actually used is the programmed
divide ratio plus one.)
performance of the AD9883A, the VCO operating frequency
range is divided into three overlapping regions. The VCO
Range Register sets this operating range. The frequency
ranges for the lowest and highest regions are shown in Table II.
allows the current that drives the low-pass loop filter to be
varied. The possible current values are listed in Table III.
PV1
0
0
1
1
Ip2
0
0
0
0
1
1
1
1
Table III. Charge Pump Current/Control Bits
PV0
0
1
0
1
C
P
Table II. VCO Frequency Ranges
Figure 6. PLL Loop Filter Detail
0.0082 F
Ip1
0
0
1
1
0
0
1
1
AD9883AKST
12–32
32–64
64–110
110–140
Pixel Clock Range (MHz)
FILT
Ip0
0
1
0
1
0
1
0
1
2.7k
0.082 F C
R
Z
AD9883ABST
12–30
30–60
60–120
120–140
Z
Current ( A)
50
100
150
250
350
500
750
1500
PV
D
–12–
4. The 5-Bit Phase Adjust Register. The phase of the generated
Power Management
The AD9883A uses the activity detect circuits, the active inter-
face bits in the serial bus, the active interface override bits, and
the power-down bit to determine the correct power state. There
are three power states, full-power, seek mode, and power-down.
Table IV summarizes how the AD9883A determines what power
mode to be in and which circuitry is powered on/off in each of
these modes. The power-down command has priority over the
automatic circuitry.
Mode
Full-Power
Seek Mode
Power-Down
NOTES
1
2
Power-down is controlled via Bit 1 in serial bus register 0FH.
Sync detect is determined by OR-ing Bits 7, 4, and 1 in serial bus register 14H.
sampling clock may be shifted to locate an optimum sampling
point within a clock cycle. The Phase Adjust Register provides
32 phase-shift steps of 11.25° each. The Hsync signal with
an identical phase shift is available through the HSOUT pin.
The COAST pin is used to allow the PLL to continue to run
at the same frequency, in the absence of the incoming Hsync
signal or during disturbances in Hsync (such as equalization
pulses). This may be used during the vertical sync period, or
any other time that the Hsync signal is unavailable. The
polarity of the COAST signal may be set through the Coast
Polarity Register. Also, the polarity of the Hsync signal
may be set through the Hsync Polarity Register. If not
using automatic polarity detection, the Hsync and COAST
Polarity bits should be set to match the respective polarities
of the input signals.
Table IV. Power-Down Mode Descriptions
0
Inputs
Power-
Down
1
1
1
Sync
Detect
1
0
X
2
Powered On or
Comments
Everything
Serial Bus, Sync
Activity Detect, SOG,
Band Gap Reference
Serial Bus, Sync
Activity Detect, SOG,
Band Gap Reference
REV. B