z80189 ZiLOG Semiconductor, z80189 Datasheet - Page 32

no-image

z80189

Manufacturer Part Number
z80189
Description
Z80180, Z8s180, Z8l180 Mpu Operation
Manufacturer
ZiLOG Semiconductor
Datasheet
IORQ
WR
Phi
RD
IORQ
Figure 7.
When IOC is
required by the Z80 family of peripherals. The IORQ and RD signals go
active as a result of the rising edge of T2. This timing allows the Z8X180
to satisfy the setup times required by the Z80 peripherals on those two
signals (Figure ).
Figure 8.
For the remainder of this document, assume that M1E is
WR
Phi
RD
T1
I/O Read and Write Cycles with IOC = 1 Timing Diagram
I/O Read and Write cycles with IOC = 0 Timing Diagram
0
T1
, the timing of the IORQ and RD signals match the timing
T2
T2
TW
TW
T3
Family MPU User Manual
T3
0
UM005003-0703
and IOC is
Z8018x
0
.
17

Related parts for z80189