mc68hc908gp32 Freescale Semiconductor, Inc, mc68hc908gp32 Datasheet - Page 153

no-image

mc68hc908gp32

Manufacturer Part Number
mc68hc908gp32
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc908gp32CF8
Manufacturer:
MOT
Quantity:
600
Part Number:
mc68hc908gp32CF8
Manufacturer:
MOT
Quantity:
1 000
Part Number:
mc68hc908gp32CFB
Manufacturer:
ON
Quantity:
11
Part Number:
mc68hc908gp32CFB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908gp32CFB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc908gp32CFBE
Manufacturer:
GAIA
Quantity:
5
Part Number:
mc68hc908gp32CFBR2
Manufacturer:
FREESCALE
Quantity:
69
Part Number:
mc68hc908gp32CP
Manufacturer:
ROCKWELL
Quantity:
201
Part Number:
mc68hc908gp32CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
BKF — Break Flag Bit
RPF — Reception in Progress Flag Bit
13.8.6 SCI Data Register
The SCI data register (SCDR) is the buffer between the internal data bus and the receive and transmit
shift registers. Reset has no effect on data in the SCI data register.
R7/T7–R0/T0 — Receive/Transmit Data Bits
13.8.7 SCI Baud Rate Register
The baud rate register (SCBR) selects the baud rate for both the receiver and the transmitter.
Freescale Semiconductor
This clearable, read-only bit is set when the SCI detects a break character on the PTE1/RxD pin. In
SCS1, the FE and SCRF bits are also set. In 9-bit character transmissions, the R8 bit in SCC3 is
cleared. BKF does not generate a CPU interrupt request. Clear BKF by reading SCS2 with BKF set
and then reading the SCDR. Once cleared, BKF can become set again only after logic 1s again appear
on the PTE1/RxD pin followed by another break character. Reset clears the BKF bit.
This read-only bit is set when the receiver detects a logic 0 during the RT1 time period of the start bit
search. RPF does not generate an interrupt request. RPF is reset after the receiver detects false start
bits (usually from noise or a baud rate mismatch) or when the receiver detects an idle character. Polling
RPF before disabling the SCI module or entering stop mode can show whether a reception is in
progress.
Reading the SCDR accesses the read-only received data bits, R7:R0. Writing to the SCDR writes the
data to be transmitted, T7:T0. Reset has no effect on the SCDR.
1 = Break character detected
0 = No break character detected
1 = Reception in progress
0 = No reception in progress
Address:
Address:
Do not use read/modify/write instructions on the SCI data register.
Reset:
Reset:
Read:
Read:
Write:
Write:
$0017
$0018
Bit 7
Bit 7
R7
T7
0
Figure 13-14. SCI Status Register 2 (SCS2)
= Unimplemented
Figure 13-15. SCI Data Register (SCDR)
R6
T6
6
0
6
MC68HC908GP32 Data Sheet, Rev. 10
R5
T5
5
0
5
NOTE
Unaffected by reset
R4
T4
4
0
4
R3
T3
3
0
3
R2
T2
2
0
2
BKF
R1
T1
1
0
1
Bit 0
RPF
Bit 0
R0
T0
0
I/O Registers
153

Related parts for mc68hc908gp32