mc68hc908gp32 Freescale Semiconductor, Inc, mc68hc908gp32 Datasheet - Page 166

no-image

mc68hc908gp32

Manufacturer Part Number
mc68hc908gp32
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc908gp32CF8
Manufacturer:
MOT
Quantity:
600
Part Number:
mc68hc908gp32CF8
Manufacturer:
MOT
Quantity:
1 000
Part Number:
mc68hc908gp32CFB
Manufacturer:
ON
Quantity:
11
Part Number:
mc68hc908gp32CFB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908gp32CFB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc908gp32CFBE
Manufacturer:
GAIA
Quantity:
5
Part Number:
mc68hc908gp32CFBR2
Manufacturer:
FREESCALE
Quantity:
69
Part Number:
mc68hc908gp32CP
Manufacturer:
ROCKWELL
Quantity:
201
Part Number:
mc68hc908gp32CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
System Integration Module (SIM)
14.5.1.1 Hardware Interrupts
A hardware interrupt does not stop the current instruction. Processing of a hardware interrupt begins after
completion of the current instruction. When the current instruction is complete, the SIM checks all pending
hardware interrupts. If interrupts are not masked (I bit clear in the condition code register) and if the
corresponding interrupt enable bit is set, the SIM proceeds with interrupt processing; otherwise, the next
instruction is fetched and executed.
If more than one interrupt is pending at the end of an instruction execution, the highest priority interrupt
is serviced first.
is pending upon exit from the original interrupt service routine, the pending interrupt is serviced before the
LDA instruction is executed.
The LDA opcode is prefetched by both the INT1 and INT2 RTI instructions. However, in the case of the
INT1 RTI prefetch, this is a redundant operation.
14.5.1.2 SWI Instruction
The SWI instruction is a non-maskable instruction that causes an interrupt regardless of the state of the
interrupt mask (I bit) in the condition code register.
166
To maintain compatibility with the M6805 Family, the H register is not
pushed on the stack during interrupt entry. If the interrupt service routine
modifies the H register or uses the indexed addressing mode, software
should save the H register and then restore it prior to exiting the routine.
A software interrupt pushes PC onto the stack. A software interrupt does
not push PC – 1, as a hardware interrupt does.
Figure 14-11
INT1
INT2
Figure 14-11
demonstrates what happens when two interrupts are pending. If an interrupt
CLI
LDA
PSHH
PULH
RTI
PSHH
PULH
RTI
MC68HC908GP32 Data Sheet, Rev. 10
#$FF
.
Interrupt Recognition Example
NOTE
NOTE
INT1 INTERRUPT SERVICE ROUTINE
INT2 INTERRUPT SERVICE ROUTINE
BACKGROUND
ROUTINE
Freescale Semiconductor

Related parts for mc68hc908gp32