pxb4219 Infineon Technologies Corporation, pxb4219 Datasheet - Page 257

no-image

pxb4219

Manufacturer Part Number
pxb4219
Description
Iwe8 Interworking Element For 8 E1/t1 Lines
Manufacturer
Infineon Technologies Corporation
Datasheet
The setup and the hold times are defined with regard to a positive clock edge, see
Figure
Taking the actual used clock frequency into account (e.g. up to the max. frequency), the
corresponding (min. and max.) transmit side “clock to output” propagation delay
specifications can be derived. The timing references (tT5 to tT12) are according
toTable 42
In the following tables, A > P (column DIR, Direction) defines a signal from the ATM layer
(transmitter, driver) to the PHY layer (receiver), A < P defines a signal from the PHY layer
(transmitter, driver) to the ATM layer (receiver).
Figure 64
Figure 65
Data Sheet
Signal
Clock
Signal
Clock
64.
to
impedance from clock
Table
Setup and hold time definition (single- and multi PHY)
Tri-state timing (multi-PHY, multiple devices only)
signal going low
45.
tT11
input setup to clock input hold from clock
tT5, tT7
impedance to clock
signal going low
tT9
257
tT6, tT8
impedance from clock
PXB4219 / PXB4220 / PXB4221
signal going high
tT12
Electrical Characteristics
signal going high
impedance to clock
tT10
2002-05-06

Related parts for pxb4219