ppc405exr Applied Micro Circuits Corporation (AMCC), ppc405exr Datasheet - Page 12
ppc405exr
Manufacturer Part Number
ppc405exr
Description
Powerpc 405exr Embedded Processor
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet
1.PPC405EXR.pdf
(74 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ppc405exr-CPC400T
Manufacturer:
IR
Quantity:
4 400
Company:
Part Number:
ppc405exr-CSC400T
Manufacturer:
IDT
Quantity:
120
Company:
Part Number:
ppc405exr-NSD333T
Manufacturer:
MARVELL
Quantity:
101
Part Number:
ppc405exr-NSD333T
Manufacturer:
MACOM
Quantity:
20 000
Company:
Part Number:
ppc405exr-NSD400T
Manufacturer:
AMCC
Quantity:
101
Company:
Part Number:
ppc405exr-NSD533T
Manufacturer:
AMCC
Quantity:
101
PPC405EXr – PowerPC 405EXr Embedded Processor
PCI Express
The PCI Express single-lane interface include the following features:
Features include:
Security Function
The built-in security function is a cryptographic engine attached to the 128-bit PLB with built-in DMA and interrupt
controllers.
Features include:
12
• Compliant with PCI Express base specification 1.1
• Port can be End Point or Root Complex. (Upstream & Downstream)
• PCI-Express to PCI-Express opaque (Non-Transparent) bridge
• Power Management
• Supports one virtual channel (VC0) with no Traffic Class (TC) filtering
• Maximum Payload block size 256B
• Supports up to 512B maximum Read request size
• Requests supported:
• Buffering in PCI Express Port for the following transaction types:
• Parity checking on each buffer
• POM Programmable Outbound Memory Regions: 3 Memory, 1 I/O, 1 Message, 1 config, 1 Internal Regs
• PIM Programmable Inbound Memory Regions: 4 Memory, 1 I/O, 1 Expansion ROM
• INTx Interrupts support (PCI legacy):
• MSI - Message Signaled Interrupts
• Federal Information Processing Standard (FIPS) 140-2 design
• Support for an unlimited number of Security Associations (SA)
• Different SA formats for each supported protocol (IPsec, SSL/TLS/DTLS, MACSec, SGT L2/L3 and sRTP)
• Internet Protocol Security (IPSec) features
• Secure Socket Layer (SSL), Transport Layer Security (TLS), and Datagram Transport Layer Security (DTLS)
– Up to two posted outbound Write requests (memory and messages)
– Up to two posted inbound Write requests
– Up to two outbound Read requests outstanding on PCI Express
– Up to two inbound Read requests outstanding on PCI Express
– Outbound I/O request as a PCI Express Root Port
– Inbound I/O request as a PCI Express End Point
– 1KB Replay buffer: up to eight in flight transactions
– 512B for Outbound posted Writes
– 512B for Outbound Reads completion
– 512B for Inbound posted Writes
– 512B for Inbound Reads completion
– Up to four INTx Termination for Root Ports. A/B/C/D interrupts are wired to the UIC
– A/B/C/D INTx types Generation for Endpoints
– MSI Generation for End Point
– MSI Termination for Root Ports
– MSI_X Termination for Root Ports
– Full packet transforms (ESP & AH)
– Complete header and trailer processing (IPv4 and IPv6)
– Multi-mode automatic padding
– "Mutable bit" handler for AH, including IPv4 option and IPv6 extension headers
– Packet transforms
– One-pass hash-then-encrypt or decrypt-then-hash for SSL, TLS and DTLS packet transforms using ARC4
Stream Cipher
Preliminary Data Sheet
Revision 1.10 - July 10, 2008
AMCC Proprietary