S9S12G96F0MLF Freescale Semiconductor, S9S12G96F0MLF Datasheet - Page 706

no-image

S9S12G96F0MLF

Manufacturer Part Number
S9S12G96F0MLF
Description
16-bit Microcontrollers - MCU 16BIT 96K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G96F0MLF

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
96 KB
Data Ram Size
8192 B
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G96F0MLF
Manufacturer:
FREESCALE
Quantity:
5 500
Part Number:
S9S12G96F0MLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G96F0MLF
Manufacturer:
FREESCALE
Quantity:
5 500
Serial Peripheral Interface (S12SPIV5)
21.2.2
This pin is used to transmit data out of the SPI module when it is configured as a slave and receive data
when it is configured as master.
21.2.3
This pin is used to output the select signal from the SPI module to another peripheral with which a data
transfer is to take place when it is configured as a master and it is used as an input to receive the slave select
signal when the SPI is configured as slave.
21.2.4
In master mode, this is the synchronous output clock. In slave mode, this is the synchronous input clock.
21.3
This section provides a detailed description of address space and registers used by the SPI.
21.3.1
The memory map for the SPI is given in
base address and an address offset. The base address is defined at the SoC level and the address offset is
defined at the module level. Reads from the reserved bits return zeros and writes to the reserved bits have
no effect.
708
Register
SPIDRH
SPICR1
SPICR2
0x0000
0x0001
0x0002
0x0003
0x0004
SPIBR
SPISR
Name
Memory Map and Register Definition
MISO — Master In/Slave Out Pin
SS — Slave Select Pin
SCK — Serial Clock Pin
Module Memory Map
W
W
W
W
W
R
R
R
R
R
SPIE
SPIF
Bit 7
R15
T15
0
0
= Unimplemented or Reserved
SPPR2
XFRW
SPE
R14
T14
6
0
MC9S12G Family Reference Manual,
Figure 21-2. SPI Register Summary
Figure
SPPR1
SPTEF
SPTIE
R13
T13
5
0
21-2. The address listed for each register is the sum of a
MODFEN
SPPR0
MSTR
MODF
R12
T12
4
BIDIROE
CPOL
R11
T11
Rev.1.23
3
0
0
CPHA
SPR2
R10
T10
2
0
0
Freescale Semiconductor
SPISWAI
SSOE
SPR1
R9
T9
1
0
LSBFE
SPC0
SPR0
Bit 0
R8
T8
0

Related parts for S9S12G96F0MLF