TMP86C993XB Toshiba, TMP86C993XB Datasheet - Page 166

• Manufacturer Part Number: TMP86C993XB
• Description: EMULATION CHIP FOR TMP86F SSOP
• Manufacturer: Toshiba

Specifications of TMP86C993XB

• Accessory Type: Adapter
• For Use With/related Products: TMP86F SSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

15.5
I
2
C Bus Control
15.5.2
15.5.3
15.5.1.2
15.5.3.1
executed in 8 bits. Other than these, the BC retains a specified value.
Table 15-1 SCL and SDA Pins Status in Acknowledgement Mode
The BC (Bits7 to 5 in SBICRA) is used to select a number of bits for next transmitting and receiving data.
Since the BC is cleared to “000” by a start condition, a slave address and direction bit transmissions are always
Number of transfer bits
Serial clock
in the master mode.
which is input from SCL pin.
Master
Mode
Slave
To set the device as a non-acknowledgement mode, the ACK (Bit4 in SBICRA) should be cleared to “0”.
In the master mode, a clock pulse for an acknowledge signal is not generated.
In the slave mode, a clock for a acknowledge signal is not counted.
The SCK (Bits2 to 0 in SBICRA) is used to select a maximum transfer frequency output from the SCL pin
Four or more machine cycles are required for both high and low levels of pulse width in the external clock
Note:Since the serial bus interface can not be used as the fast mode and the high-speed mode, do not set
Non-acknowledgment mode (ACK = “0”)
Clock source
SCK as the frequency that is over 100 kHz.
SDA
When slave address matches
or a general call is detected
After matching of slave address
or general call
SCL
SDA
SCL
Pin
Page 152
Released in order to receive an
acknowledge signal.
Released in order to receive an
acknowledge signal.
A clock is counted for the acknowledge signal.
Transmitter
An additional clock pulse is generated.
-
Set to low level generating an
acknowledge signal
Set to low level generating an
acknowledge signal.
Set to low level generating an
acknowledge signal.
Receiver
TMP86FH92DMG