MCF5407AI220 Freescale Semiconductor, MCF5407AI220 Datasheet - Page 449

• Manufacturer Part Number: MCF5407AI220
• Description: IC MPU 32B 220MHZ COLDF 208-FQFP
• Manufacturer: Freescale Semiconductor
• Series: MCF540xr

Specifications of MCF5407AI220

• Core Processor: Coldfire V4
• Core Size: 32-Bit
• Speed: 220MHz
• Connectivity: EBI/EMI, I²C, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 208-FQFP
• Maximum Clock Frequency: 220 MHz
• Operating Supply Voltage: 1.8 V, 3.3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: 0 C
• Program Memory Size: 24KB
• Cpu Speed: 220MHz
• Embedded Interface Type: I2C, UART
• Digital Ic Case Style: FQFP
• No. Of Pins: 208
• Supply Voltage Range: 3.3V
• Rohs Compliant: Yes
• For Use With: M5407C3 - KIT EVAL FOR MCF5407 W/ETHERNET
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

If the MCF5407 is the only possible master, BG can be tied to GND—no arbiter is needed.
18.8.1 Bus Arbitration Signals
Bus arbitration signal timings in Table 18-7 are referenced to the system clock, which is not
considered a bus signal. Clock routing is expected to meet application requirements.
18.9 General Operation of External Master Transfers
An external master asserts its hold signal (such as HOLDREQ) when it executes a bus
cycle, driving BG high and forcing the MCF5407 to hold all bus requests. During an
external master cycle, the MCF5407 can provide memory control signals (OE, CS[7:0],
BE/BWE[3:0], RAS[1:0], CAS[3:0]) and TA while the external master drives the address
and data bus and other required bus control signals. When the external master asserts TS or
AS to the MCF5407, the beginning of a bus cycle is identified and the MCF5407 starts
decoding the address driven.
Note the following regarding external master accesses:
Explicit
master
External
master
Signal
State
BR
BG
BD
I/O
MCF5407
O
O
I
External
Master
Table 18-6. MCF5407 Arbitration Protocol States (Continued)
Bus request. Indicates to an external arbiter that the processor needs to become bus master. BR is
negated when the MCF5407 begins an access to the external bus with no other internal accesses
pending. BR remains negated until another internal request occurs.
Bus grant. An external arbiter asserts BG to indicate that the MCF5407 can control the bus at the
next rising edge of CLKIN. When the arbiter negates BG, the MCF5407 must release the bus as
soon as the current transfer completes. The external arbiter must not grant the bus to any other
device until both BD and BG are negated.
Bus driven. The MCF5407 asserts BD to indicate it is current master and is driving the bus. If it loses
bus mastership during a transfer, it completes the last transfer of the current access, negates BD,
and three-states all bus signals on the rising edge of CLKIN. If it loses mastership during an idle
clock cycle, it three-states all bus signals on the rising edge of CLKIN.
Table 18-7. ColdFire Bus Arbitration Signal Summary
Driven Asserted The MCF5407 is explicit bus master when BG is asserted and at least
driven
Bus
Not
Negated An external device is bus master (BG negated to MCF5407). The
BD
Chapter 18. Bus Operation
one bus cycle has been initiated. It asserts BD and retains explicit
mastership until BG is negated even if no active bus cycles are executed.
It releases the bus at the end of the current bus cycle, then negates BD
and three-states the bus signals.
MCF5407 can assert OE, CS[7:0], BE/BWE[3:0], TA, and all DRAM
controller signals (RAS[1:0], CAS[3:0], SRAS, SCAS, DRAMW, SCKE).
Description
General Operation of External Master Transfers
Description
18-21