DF2378RVFQ34WV Renesas Electronics America, DF2378RVFQ34WV Datasheet - Page 141

• Manufacturer Part Number: DF2378RVFQ34WV
• Description: MCU 3V 512K I-TEMP PB-FREE 144-L
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of DF2378RVFQ34WV

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 34MHz
• Connectivity: I²C, IrDA, SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 97
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 6x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• For Use With: YLCDRSK2378 - KIT DEV EVAL H8S/2378 LCDYR0K42378FC000BA - KIT EVAL FOR H8S/2378HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK2378 - DEV EVAL KIT FOR H8S/2378
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

• H8S/2378 0.18μm F-ZTAT Group and H8S/2378R 0.18μm F-ZTAT Group
Bit
7, 6
5, 4
3
2
1
0
Bit Name
⎯
⎯
FLSHE
⎯
EXPE
RAME
Initial Value
All 1
All 0
0
0
⎯
1
R/W
R/W
R/W
R/W
⎯
R/W
R/W
Descriptions
Reserved
The initial value should not be modified.
Reserved
The initial value should not be modified.
Flash Memory Control Register Enable
Controls CPU access to the flash memory control
registers. If this bit is set to 1, the flash memory control
registers can be read from and written to. If this bit is
cleared to 0, the flash memory control registers are
not selected. At this time, the contents of the flash
memory control registers are maintained. This bit
should be written to 0 in other than flash memory
version.
0: Flash memory control registers are not selected for
1: Flash memory control registers are selected for
Reserved
This bit is always read as 0 and cannot be modified.
External Bus Mode Enable
Sets external bus mode.
In modes 1, 2, and 4, this bit is fixed at 1 and cannot
be modified. In modes 3, 5, and 7, this bit can be read
from and written to.
Writing of 0 to this bit when its value is 1 should only
be carried out when an external bus cycle is not being
executed.
0: External bus disabled
1: External bus enabled
RAM Enable
Enables or disables the on-chip RAM. The RAME bit
is initialized when the reset state is released.
0: On-chip RAM is disabled
1: On-chip RAM is enabled
area H'FFFFC4 to H'FFFFCF
area H'FFFFC4 to H'FFFFCF
Rev.7.00 Mar. 18, 2009 page 73 of 1136
Section 3 MCU Operating Modes
REJ09B0109-0700