UPD70F3736GK-GAK-AX Renesas Electronics America, UPD70F3736GK-GAK-AX Datasheet - Page 773

no-image

UPD70F3736GK-GAK-AX

Manufacturer Part Number
UPD70F3736GK-GAK-AX
Description
MCU 32BIT V850ES/JX3-L 80-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Lr
Datasheet

Specifications of UPD70F3736GK-GAK-AX

Package / Case
*
Voltage - Supply (vcc/vdd)
2.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Speed
20MHz
Number Of I /o
66
Core Processor
RISC
Program Memory Type
FLASH
Ram Size
16K x 8
Program Memory Size
256KB (256K x 8)
Data Converters
A/D 8x10b, D/A 1x8b
Oscillator Type
Internal
Peripherals
DMA, LVD, PWM, WDT
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Core Size
32-Bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3736GK-GAK-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Main Clock Oscillator Characteristics
(T
Notes 1. The oscillation frequency shown above indicates only oscillator characteristics. Use the V850ES/JF3-L so
Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in
Ceramic
resonator/
Crystal
resonator
Resonator
A
= −40 to +85°C, V
2. Time required from start of oscillation until the resonator stabilizes.
3. The oscillation stabilization time differs depending on the set value of the option byte. For details, see
4. The value varies depending on the setting of the OSTS register.
5. Time required to set up the regulator and flash memory. Secure the setup time using the OSTS register.
6. Time required to set up the regulator, flash memory, and PLL. Secure the setup time using the OSTS
2. When the main clock is stopped and the device is operating on the subclock, wait until the
that the internal operation conditions do not exceed the ratings shown in AC Characteristics and DC
Characteristics.
CHAPTER 27 OPTION BYTE.
register.
the above figure to avoid an adverse effect from wiring capacitance.
• Keep the wiring length as short as possible.
• Do not cross the wiring with the other signal lines.
• Do not route the wiring near a signal line through which a high fluctuating current flows.
• Always make the ground point of the oscillator capacitor the same potential as V
• Do not ground the capacitor to a ground pattern through which a high current flows.
• Do not fetch signals from the oscillator.
oscillation stabilization time has been secured by the program before switching back to the
main clock.
X1
Circuit Example
DD
= EV
CHAPTER 30
DD
X2
= AV
REF0
Oscillation
frequency (f
Oscillation
stabilization
time
Preliminary User’s Manual U18952EJ1V0UD
= AV
Parameter
Note 2
ELECTRICAL SPECIFICATIONS (TARGET)
REF1
X
= 2.2 to 3.6 V, V
)
Note 1
Clock through mode
PLL mode
After reset is released
After STOP
mode is
released
After
IDLE2
mode is
released
Conditions
SS
= EV
Clock through
mode
PLL mode
Clock through
mode
PLL mode
SS
= BV
SS
= AV
350
800
Note 3
MIN.
1
1
2.5
2.5
Note 5
Note 6
Note 5
Note 6
SS
= 0 V)
Note 4
Note 4
Note 4
Note 4
TYP.
SS
MAX.
10
.
5
MHz
MHz
Unit
ms
ms
μ
μ
μ
773
s
s
s

Related parts for UPD70F3736GK-GAK-AX