HD64F7047F50 Renesas Electronics America, HD64F7047F50 Datasheet - Page 461

IC SUPERH MCU FLASH 256K 100QFP

HD64F7047F50

Manufacturer Part Number
HD64F7047F50
Description
IC SUPERH MCU FLASH 256K 100QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheet

Specifications of HD64F7047F50

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50
Manufacturer:
RENESAS
Quantity:
4 000
Part Number:
HD64F7047F50MV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
Bit
4
3
2
1
Bit Name
GSR4
GSR3
GSR2
GSR1
Initial
Value
0
1
1
0
R/W
R
R
R
R
Description
Halt/Sleep Status Bit
Indicates whether the HCAN2 interface is in halt mode or
sleep mode.
0: Not in halt or sleep mode
1: In halt (MCR1 = 1) or sleep (MCR5 = 1) mode
[Setting condition]
Reset Status Bit
Indicates whether the HCAN2 module is in the normal
operating state or the reset state.
[Setting condition]
[Clearing condition]
Message Transmission Status Flag
Flag that indicates whether the module is currently in the
message transmission period.
[Setting condition]
[Clearing condition]
Transmit/Receive Warning Flag
[Clearing conditions]
[Setting condition]
MCR1 or MCR5 is set, and CAN bus is suspended or
in the idle state.
When entering configuration mode after the HCAN2
internal reset has finished
When entering normal operation mode after the
MCR0 bit in MCR is cleared to 0 (Note that there is a
delay between clearing of the MCR0 bit and the GSR3
bit.)
No message transmission requests
Transmission is in progress
When TEC < 96 and REC < 96
When TEC ≥ 256
When 256 > TEC ≥ 96 or 256 >REC ≥ 96
Rev. 2.00, 09/04, page 419 of 720

Related parts for HD64F7047F50