DP83865DVH National Semiconductor, DP83865DVH Datasheet - Page 32

10/100/1000BASE-T TRANSCEIVER, SMD

DP83865DVH

Manufacturer Part Number
DP83865DVH
Description
10/100/1000BASE-T TRANSCEIVER, SMD
Manufacturer
National Semiconductor
Datasheets

Specifications of DP83865DVH

Data Rate
1000Mbps
No. Of Ports
1
Ethernet Type
IEEE 802.3u, IEEE 802.3z
Supply Current
430µA
Supply Voltage Range
2.375V To 2.625V, 3.135V To 3.465V
Operating Temperature Range
0°C To +70°C
Interface Type
GMII, MII, RGMII
Rohs Compliant
Yes
Leaded Process Compatible
No
Peak Reflow Compatible (260 C)
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83865DVH
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
DP83865DVH
Quantity:
3 500
Part Number:
DP83865DVH/NOPB
Manufacturer:
NXP
Quantity:
1 000
Part Number:
DP83865DVH/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83865DVH/NOPB
Manufacturer:
NSC
Quantity:
8 000
Part Number:
DP83865DVH/NOPB
0
www.national.com
2.0 Register Block
15:12
4:3
Bit
11
10
9
8
7
6
5
2
1
0
(Power Down Status)
Table 16. Link and Auto-Negotiation Status Register (LINK_AN) address 0x11 (17’d)
Shallow Loopback
Speed[1:0] Status
Deep Loopback
TP Polarity[3:0]
Non-Compliant
Master / Slave
Config. Status
Duplex Status
MDIX Status
Mode Status
Link Status
FIFO Error
Bit Name
Reserved
Reserved
Status
Status
(Continued)
STRAP[00], RO Speed Resolved: These two bits indicate the speed of operation
Default
0, RO
0, RO
0, RO
0, RO
0, RO
0, RO
0, RO
0, RO
0, RO
0, RO
0, RO
Twisted Pair Polarity Status: Indicates a polaritiy reversal on
pairs A to D ([15:12]). The PHY automatically detects this condi-
tion and adjusts for it.
1 = polarity reversed
0 = normal operation
Write as 0, ignore on read.
This bit is set to indicate that the PHY is in power down mode.
MDIX Status: Indicates whether the PHY’s MDI is in straight or
cross-over mode.
1 = Cross-over mode
0 = Straight mode
Transmit FIFO Error: Indicates whether a FIFO overflow or un-
derrun has occured. This bit is cleared every time link is lost.
1 = FIFO error occured
0 = normal operation
Write as 0, ignore on read.
Shallow Loopback Status: (As set by bit 5, register 0x12)
1 = The PHY operates in shallow loopback mode
0 = Normal operation
Deep Loopack Status: (As set by bit 14, register 0x00)
1 = The PHY operates in deep loopback mode
0 = Normal operation
Non-compliant Mode Status:
‘1’ detects only in non-compliant mode
‘0’ detects in both IEEE compliant and non-compliant mode
as determined by Auto-negotiation or as set by manual configu-
ration.
Link status:
1 = indicates that a good link is established
0 = indicates no link.
Duplex status:
1 = indicates that the current mode of operation is full duplex
0 = indicates that the current mode of operation is half duplex
Master / Slave Configuration Status:
1 = PHY is currently in Master mode
0 = PHY is currently in Slave mode
Speed[1]
32
1
0
0
1
Speed[0]
0
1
0
1
Description
Speed of operation
= 1000 Mbps
= 100 Mbps
= 10 Mbps
= reserved

Related parts for DP83865DVH