DP83865DVH National Semiconductor, DP83865DVH Datasheet - Page 34

10/100/1000BASE-T TRANSCEIVER, SMD

DP83865DVH

Manufacturer Part Number
DP83865DVH
Description
10/100/1000BASE-T TRANSCEIVER, SMD
Manufacturer
National Semiconductor
Datasheets

Specifications of DP83865DVH

Data Rate
1000Mbps
No. Of Ports
1
Ethernet Type
IEEE 802.3u, IEEE 802.3z
Supply Current
430µA
Supply Voltage Range
2.375V To 2.625V, 3.135V To 3.465V
Operating Temperature Range
0°C To +70°C
Interface Type
GMII, MII, RGMII
Rohs Compliant
Yes
Leaded Process Compatible
No
Peak Reflow Compatible (260 C)
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83865DVH
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
DP83865DVH
Quantity:
3 500
Part Number:
DP83865DVH/NOPB
Manufacturer:
NXP
Quantity:
1 000
Part Number:
DP83865DVH/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83865DVH/NOPB
Manufacturer:
NSC
Quantity:
8 000
Part Number:
DP83865DVH/NOPB
0
www.national.com
2.0 Register Block
15:14
13:12
11:10
3:1
9:8
7:6
Bit
Bit
5
4
0
Shallow Deep Loop-
Jabber Disable
Link1000 LED
Link100 LED
Activity LED
Duplex LED
Link10 LED
Bit Name
Reserved
Bit Name
Enable
X_Mac
back
Table 17. Auxiliary Control Register (AUX_CTRL) address 0x12 (18’d)
Table 18. LED Control Register (LED_CTRL) address 0x13 (19’d)
(Continued)
Default
Default
0, RW
0, RW
0, RW
0, RW
0, RW
0, RW
0, RW
0, RW
0, RO
Shallow Deep Loopack Enable: (Loopback status bit 7, register
0x11)
This bit places PHY in the MAC side loopback mode. Any packet
entering into TX side appears on the RX pins immediately. This
operation bypasses all internal logic and packet does not appear
on the MDI interface.
1 = The PHY operates in shallow deep loopback mode
0 = Normal operation
Reverse GMII Data Bit Order:
Setting this bit will reverse the pins of the TXD and RXD on the
GMII interface, respectively.
1 = TXD[7:0]=>TXD[0:7], RXD[7:0]=>RXD[0:7]
0 = Normal operation
Write as 0, ignore on read.
Jabber Disable: (Only in 10BASE-T mode) If this bit is set the
PHY ignores all jabber conditions.
1 = disable jabber function
0 = normal operation
Activity LED: This LED is active when the PHY is transmitting
data, receiving data, or detecting idle error.
The following modes are available for the ACT LED:
00 = Register controlled 0x13.3:0
01 = Forced off
10 = Blink mode (blink rate approx. 750 ms)
11 = Forced on
Note: Only in normal mode (00) LEDs reflect the actual status of
the PHY. All other modes force the driver to a permanent on, off
or blinking state.
10BASE-T Link LED: This LED is active when the PHY is linked
in 10BASE-T mode.
The following modes are available for LEDs:
00 = Normal (default)
01 = Forced off
10 = Blink mode (blink rate approx. 750 ms)
11 = Forced on
Note: Only in normal mode (00) LEDs reflect the actual status of
the PHY. All other modes force the driver to a permanent on, off
or blinking state.
100BASE-TX Link LED: This LED is active when the PHY is
linked in 100BASE-TX mode. See Activity LED for other settings.
1000BASE-T Link LED: This LED is active when the PHY is
linked in 1000BASE-T mode. See Activity LED for other settings.
Duplex LED: This LED is active when the PHY has established
a link in Full Duplex mode. See Activity LED for other settings.
34
Description
Description

Related parts for DP83865DVH