EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 32

no-image

EP3SL150F780I3N

Manufacturer Part Number
EP3SL150F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F780I3N
Manufacturer:
PMI
Quantity:
4
Part Number:
EP3SL150F780I3N
Manufacturer:
AVX
Quantity:
2
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
546
Part Number:
EP3SL150F780I3N
Manufacturer:
XILINX
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
220
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP3SL150F780I3N
Quantity:
280
Part Number:
EP3SL150F780I3N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Reference and Ordering Information
Reference and
Ordering
Information
1–14
Stratix III Device Handbook, Volume 1
f
f
For more information on Programmable Power in Stratix III devices,
refer to the following documents:
Signal Integrity
Stratix III devices simplify the challenge of signal integrity through a
number of chip, package, and board level enhancements to enable
efficient high speed data transfer into and out of the device. These
enhancements include:
For more information on SI support in Quartus II, refer to the
Quartus II
The following section describes Stratix III device software support and
ordering information.
Software
Stratix III devices are supported by the Altera Quartus II design software,
version 6.1, which provides a comprehensive environment for
system-on-a-programmable-chip (SOPC) design. The Quartus II software
includes HDL and schematic design entry, compilation and logic
synthesis, full simulation and advanced timing analysis, SignalTap
logic analyzer, and device configuration. See the
more information on the Quartus II software features.
Programmable Power and Temperature Sensing Diode in Stratix III
Devices
AN 437: Power Optimization in Stratix III FPGAs
Stratix III Programmable Power white paper
8:1:1 user I/O/Gnd/Vcc ratio to reduce the loop inductance in the
package
Dedicated power supply for each I/O bank, limit of I/Os is 24 to 48
I/Os per bank, to help limit simultaneous switching noise
Programmable slew-rate support with up to 4 settings to match
desired I/O standard, control noise, and overshoot
Programmable output-current drive strength support with up to 4
settings to match desired I/O standard performance
Programmable output-delay support to control rise/fall times and
adjust duty cycle, compensate for skew and reduce simultaneous
switching outputs (SSO) noise
Dynamic OCT with auto calibration support for series and parallel
OCT and differential OCT support for LVDS I/O standard on the
left/right banks
Handbook.
chapter in volume 1 of the Stratix III Device Handbook
Quartus II Handbook
Altera Corporation
November 2007
®
II
for

Related parts for EP3SL150F780I3N