EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 380

no-image

EP3SL150F780I3N

Manufacturer Part Number
EP3SL150F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F780I3N
Manufacturer:
PMI
Quantity:
4
Part Number:
EP3SL150F780I3N
Manufacturer:
AVX
Quantity:
2
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
546
Part Number:
EP3SL150F780I3N
Manufacturer:
XILINX
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
220
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP3SL150F780I3N
Quantity:
280
Part Number:
EP3SL150F780I3N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Fast Passive Parallel Configuration
11–20
Stratix III Device Handbook, Volume 1
Notes to
(1)
(2)
(3)
(4)
t
t
t
t
t
t
t
t
t
t
t
t
f
t
t
t
t
t
t
Symbol
CF2CD
CF2ST0
CFG
STATUS
CF2ST1
CF2CK
ST2CK
DSU
DH
CH
CL
CLK
MAX
DATA
R
CD2UM
CD2CU
CD2UMC
Table 11–6. FPP Timing Parameters for Stratix III Devices With Decompression or Design Security Feature
Enabled
This information is preliminary.
You should use these timing parameters when the decompression and design security features are used.
This value is obtainable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for
starting up the device.
Table
Notes
nCONFIG
nCONFIG
nCONFIG
nSTATUS
nCONFIG
nCONFIG
nSTATUS
Data setup time before rising edge on
Data hold time after rising edge on
DCLK
DCLK
DCLK
DCLK
Data rate
Input rise time
Input fall time
CONF_DONE
CONF_DONE
CONF_DONE
CLKUSR
11–6:
(1),
high time
low time
period
frequency
f
(2)
option on
low to
low to
low pulse width
low pulse width
high to
high to first rising edge on
high to first rising edge of
high to user mode
high to
high to user mode with
Parameter
CONF_DONE
nSTATUS
nSTATUS
Table 11–6
configuration when the decompression and/or the design security
feature are enabled.
Device configuration options and how to create configuration files are
discussed further in the
File Formats
CLKUSR
low
high
enabled
low
defines the timing parameters for Stratix III devices for FPP
(4)
chapters in volume 2 of the Configuration Handbook.
DCLK
DCLK
DCLK
DCLK
t
Device Configuration
CLKUSR
CD2CU
4 × maximum
DCLK
Minimum
100
+ (4,436 ×
10
30
10
20
2
2
5
4
4
period
period)
Maximum
Options and
100
100
800
800
100
200
100
40
40
(3)
(3)
Altera Corporation
Configuration
November 2007
Mbps
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
μs
μs
μs
μs
μs
μs

Related parts for EP3SL150F780I3N