SAA7115HLBE NXP Semiconductors, SAA7115HLBE Datasheet - Page 280
SAA7115HLBE
Manufacturer Part Number
SAA7115HLBE
Description
Video ICs ADV DGTL VIDEO DECODR
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7115HLBE.pdf
(548 pages)
Specifications of SAA7115HLBE
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 70 C
Package / Case
SOT-407
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Number Of Channels
2
Resolution
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
SAA7115HL/V1,557 SAF7115HLBE
- Current page: 280 of 548
- Download datasheet (6Mb)
PNX1300/01/02/11 Data Book
Where
As an example, if CPU
is 3 and L3
• D
• D
If CPU/SDRAM ratio is 5/4 (for example memory fre-
quency is 80 MHz and CPU frequency is 100 MHz), re-
fresh interval K
maximum latency for VO is:
• L
• L
Note: Average latency is normally much lower than worst
case latency because on rare occasions many units will
issue requests at exactly the same time (this is assumed
when evaluating the maximum latency).
Note: All real-time units have a special exception notifi-
cation flag that is raised if an overflow or underflow oc-
curs while operating.
Note: To compute the latency L
abled, its weight has to be set to ‘0’ in the D
equations and in D
These equations are not accurate for all the weights, but
give an upper bound of the worst case (which is usually
too pessimistic).
A much more accurate number could be found by simu-
lating the arbiter, e.g. if the settings are: CPU
L2
D
giving 4 requests. But actually the worst case grant re-
quests order is: CPU, L3, VO - resulting in 3 requests
only.
20.5.2
In the following, ceil(x) means the least integral value
greater than or equal to x.
Minimum allocated bandwidth, B
biter is defined as follows:
B
20-6
D
D
D
D
D
x
VO
2
3
4
5
6
weight
= (M
ceil(16 * 2 / (5 / 4)] = 315 SDRAM cycles
VO,sc
VO
=
=
=
=
=
2
VO
= ceil[(1 + 1) / 1] * ceil[(1 + 2) / 2]
is ceil[(3 + 2) / 2] = 3,
ceil
ceil
ceil
ceil
ceil
= L
cycles
=2, VO
is ceil[(3 + 7) / 3] * 3 +1 = 13.
= 13 * 20 + 10 + ceil[13 * 20 / 1220] * 19 +
Bandwidth Analysis
VO,sc
weight
⎛
⎝
⎛
⎝
⎛
⎝
⎛
⎝
⎛
⎝
CPU
----------------------------------------------------- -
VO
------------------------------------------------- -
ICP
--------------------------------------------------- -
VI
----------------------------------------------- -
PCI
--------------------------------------------------- -
- K
weight
weight
d
* 12.5 = 3937.5 ns
k
weight
is 7, then
) * S / [T * E
weight
weight
is 1220 cycles, and R
weight
L5
{AI,AO,VLD}
L3
L4
L6
L2
=1 and L3
weight
weight
+
weight
weight
PRELIMINARY SPECIFICATION
weight
+
weight
+
+
L5
+
L3
L4
L6
L2
weight
weight
weight
weight
x
is 3, L2
for AI, AO or VLD.
weight
weight
+ (16 * R
x
⎞
⎠
x
when a unit is not en-
⎞
⎠
for a unit x, by the ar-
⎞
⎠
×
⎞
⎠
=1, then
⎞
⎠
×
weight
×
×
D
D
D
4
D
x
2
x
3
5
/ C)]
is 2, then the
is 2, VO
weight
{2,3,4,5,6}
weight
=1,
Where:
M
a period P in which the bandwidth is computed. For ex-
ample, if the period is 1 second and SDRAM runs at 80
MHz then M
K
during the same period P.
If P is in seconds it could be expressed as:
K
For example, if P is 1 second then K
ceil(4096 * 1 / .064) * 19 = 1216000 SDRAM cycles.
S is the size of the transaction on the bus.
For PNX1300, S is equal to 64 (bytes).
E
to the arbiter settings.
It means the unit x will get 1 / E
E
Where:
E
E
E
E
E
E
E
E
E
E
E
E
E
k
k
x
x
cycles
VLD
AI
AO
DVDD
SPDO
ICP
2
3
4
CPU
VO
VI
PCI
= ceil(4096 * P / .064) * K
is the ratio of requests available for a unit x according
is derived from the arbiter settings as follows:
is the amount of SDRAM cycles used by the refresh
=
=
=
=
=
=
=
=
=
CPU
----------------------------------------------------- -
VO
------------------------------------------------- -
ICP
--------------------------------------------------- -
=
is the total amount of SDRAM cycles available in
=
2
-------------------------------------------------
VI
----------------------------------------------- -
2
-------------------------------------------------
=
VO
------------------------------------------------- -
=
ICP
--------------------------------------------------- -
PCI
--------------------------------------------------- -
+ + + + +
2
-------------------------------------------------
CPU
----------------------------------------------------- -
+ + + + +
weight
weight
2
-------------------------------------------------
weight
+ + + + +
2
-------------------------------------------------
1
cycles
weight
weight
1
L3
+ + + + +
L4
+ + + + +
1
weight
VI
weight
L2
VO
ICP
PCI
1
weight
1
1
CPU
weight
weight
weight
1
weight
+
+
is 80,000,000.
1
1
+
weight
1
+
+
1
L3
L5
1
weight
weight
2
0
L4
0
+
+
L3
1
L2
weight
1
0
weight
weight
+
L4
L6
weight
0
1
0
weight
weight
L2
1
weight
weight
1
Philips Semiconductors
1
weight
1
1
1
×
×
×
1
×
x
×
×
E
E
1
1
×
E
out of the total requests.
E
×
×
E
2
E
4
×
6
×
3
E
6
E
2
E
E
6
E
3
5
k
6
6
is
Related parts for SAA7115HLBE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Ntsc/pal/secam 9-bit Video Decoder
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors